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State of the Art and 
Current Trends for 
Multiple Gate MOS Devices 
1A. Introduction 
Since the invention of the integrated circuit (IC) in 1958, 
engineers and researchers around the world have worked on how 
to put more speed, performance and value onto smaller chips of 
silicon. The semiconductor industry has made considerable 
progress, especially regarding the Metal Oxide Semiconductor 
Field Effect Transistor (MOSFET). The fundamental driver has 
been the continued shrinking of its feature sizes, allowing the 
exponential growth in device count that tracks the well-known 
Moore’s Law [1], first formulated by Intel co-founder Gordon 
Moore. Shrinking down feature sizes (at a rate of approximately 
0.7 times every 18 months) allows more transistors to be packed 
onto a piece of silicon, with each one running at higher speeds. 
This combination translates into higher computing capabilities, 
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ultimately delivering better value to the end user. However, this 
law is a rough prediction of the future of IC expansion. The need 
of a more accurate forecast defined the International Technology 
Roadmap for Semiconductors (ITRS) [2], which has been 
predicting and driving the pace of semiconductor technology at 
the same time. In the past century, together with the reduction of 
the MOSFET dimensions, also materials used for fabrication 
have changed: bulk silicon wafers changed to Silicon-on-
Insulator (SOI) wafers. Also, the thickness of SOI varied, 
leading to MOS transistors in Partially-Depleted mode (thick 
SOI), and in Fully-Depleted mode (thin SOI).  One of the main 
advantages of this wafer is the drastic reduction of all the 
parasitic effects coming from the silicon substrate. [3].A SOI 
wafer is actually a piece of a pure silicon wafer placed on an 
insulating device, such as silicon dioxide, called buried oxide. 
The transistors are then built on this thin silicon layer. If the 
silicon film is thin enough the depletion zone below the gate 
extends all the way through the buried oxide, and the device is 
said to be fully depleted (Fig.1A.1 A), if not it is called partially 
depleted (Fig.1A.1B). The remarkable feature of the fully 
depleted SOI MOSFET is that the current drive is higher than in 
bulk MOSFET and its subthreshold slope is sharper (better), due 
to a much smaller body factor [4]. 
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Fig.1A.1 A Fully depleted SOI MOSFET, B-Partially depleted SOI 
MOSFET [5] 
However, even in ultrathin-film SOI technology, results have 
shown that the transconductance and AC characteristics of 
Single-Gate (SG) MOS structures, for gate lengths down to 40 
nm are deteriorated due to Short Channel Effects (SCE) [6]. 
This means that the shrinking process will come to an end if no 
new technology can be found. The gate controls the channel of 
the transistor through capacitive coupling. The problem is that, 
when the MOSFET gate is shrunk, the drain is pulled closer to 
the middle of the channel, increasing the capacitive coupling 
between the drain and the channel. If the devices are too small, 
the drain has enough coupling to the channel that a leakage 
current will flow, only with a drain voltage applied, and no gate 
voltage. Being faced with this problem, ITRS proposes as one of 
the solutions, the implementation of novel devices like multiple-
gate SOI MOSFETs, which will allow the gates to control the 
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channel from several sides (solving the SCE problem) and so the 
gate length to be further reduced. The idea of the Double-Gate 
(DG) MOSFET was first introduced by J-P. Colinge [7]. Since 
then, other multiple-gate SOI MOSFETs have been introduced 
[8,9] such as Triple-Gate (TG), FinFET, Pi-Gate (PG), 
Quadruple-Gate (QG), Surrounding-Gate (SGT), also called 
Gate-All-Around (GAA), Omega-Gate (Ω-G), etc. (Fig.1A.2) 
 
Fig.1A.2 The schematic device structures of MuGFETs[10]:1)double-
gate,2)triple-gate,3)quadruple-gate, 4)PI-gate 
Pi-gate MOSFETs are basically triple gate devices with an 
extension of the gate electrode below the active silicon island, 
which increases current drive and improves short-channel 
effects. The gate extension forms a virtual, field induced, gate 
electrode underneath the device that can block drain electric 
field lines from encroaching on the channel region at the bottom 
of the active silicon. Instead the lines terminate on the gate 
extensions. This gate structure is very effective at reducing 
short-channel effects. Such devices can be called 3+ (triple-
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plus)-gate devices because their characteristics lie between those 
of triple- and quadruple-gate devices [11]. 
The FinFET proves to be an interesting alternative to SG 
MOSFET [12-14] also, due to the fact that this structure has 
been used to set new world records for smallest gate length, in 
various research laboratories: the current record is 3nm gate 
length [15]. It is important to note that during the same process 
flow, conventional planar transistors can be also produced side 
by side on the same chip as the FinFETs. However, it is well 
known that the double-gate (top and bottom gate) silicon-on-
insulator (SOI) MOSFET and the gate-all-around device are the 
most suitable device structures for suppressing short-channel 
effects such as DIBL (Drain Induced Barrier Lowering) and 
subthreshold slope degradation [7], [16-18]. Even though there 
is a lot of research around these different types of multiple-gate 
MOSFETs, until now, only the DG MOSFET is predicted to be 
introduced in 2011 due to its advantages [2]. So, the DG 
technology is presenting itself not as a possibility but as a 
certain long-term solution. The DG architecture can be defined 
as planar or non-planar. For example, a FinFET can be seen as a 
non-planar DG MOSFET if the width of the silicon fin is much 
smaller that its height. If the width of the silicon fin becomes 
comparable to its height, the structure changes to a triple-gate 
MOSFET.  
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An interesting characteristic of the multiple-gate devices is the 
volume inversion concept, introduced by Balestra et al.[19]: if 
the Si film is thicker than the sum of the depletion regions 
induced by the two gates, no interaction is produced between the 
two inversion layers, and the operation of this device is similar 
to the operation of two conventional MOSFETs connected in 
parallel. However, if the Si thickness is reduced, the whole 
silicon film is depleted and an important interaction appears 
between the two potential wells. In such conditions the inversion 
layer is formed not only near the two silicon–oxide interfaces, 
but throughout the entire silicon film thickness. It is then said 
that the device operates in ‘‘volume inversion,’’ i.e., carriers are 
no longer confined at one interface, but distributed throughout 
the entire silicon volume. Several authors have claimed that 
volume inversion presents a significant number of advantages, 
such as enhancement of the number of minority carriers; 
increase in carrier mobility [20] and velocity due to reduced 
influence of scattering associated with oxide and interface 
charges and surface roughness; as a consequence of the latter, an 
increase in drain current and transconductance [19,21]. This 
increase in the carrier mobility is due to the fact that when the 
film is fully inverted, a big fraction of the current flows around 
the center of the film, sufficiently far away from the interfaces, 
thus reducing the surface roughness scattering. This 
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phenomenon usually takes place around the threshold voltage 
and it depends also on the doping concentration in the channel. 
For a thin film, a low or intrinsic doping is needed in order to 
assure the volume inversion. In fact, undoped films can be used, 
because the full depletion of the thin film prevents punch-
through. Also, we can avoid the problems resulting from dopant-
impurity location randomness and improve carrier transport by 
the consequent mobility enhancement.    
DC analysis of DG devices has shown that the drain current 
(IDS) and transconductance (gm) of a DG MOSFET are higher 
than twice the drain current and transconductance, respectively, 
of a SG SOI MOSFET [9,19,22], due to volume inversion 
phenomena, thus suggesting to overcome the static and dynamic 
limitations of ultra deep submicron SG devices for high 
frequency analog applications. 
Even if one of the disadvantages is the increase in the gate-
source capacitance of DG devices, which is nearly twice that of 
SG devices, at high gate overdrive (VGO=VGS-Vth), at ultra short 
channel lengths (L ≤ 50 nm) and lower gate overdrives (VGO ≤ 
400mV), DG devices show significantly higher values of the 
cut-off frequency, fT (= gm/(2π(CGS+CGD)))  as compared to SG 
devices (due to the transconductance increase), thus presenting 
DG MOSFET as a serious candidate for microwave analog 
applications [23]. 
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Fig.1A.3 Dependence of cut-off frequency of DG and SG devices for 
various channel lengths at Vds =1.0V (DG─, SG ---, X 50 nm, □75 
nm, ∆100 nm, o 200 nm, ◊ 500 nm). [23] 
 
Results have also shown that the DG architecture exhibits speed 
superiority compared to SG devices [24]. The increase in the 
parasitic capacitances for the DG MOSFETs compared to SG, 
will not deteriorate the overall speed. Another device that is of 
interest, but does not appear referred in [2] is the 4-terminal 
driven DG MOSFET (4T-DG) or Asymmetric DG MOSFET. 
This double-gate MOSFET can be driven in a genuine 4-
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terminal mode with two independent gates controlled separately. 
This means that the transistor operation speed can be controlled 
to an optimum, and the power loss caused by leak current during 
standby is substantially nullified, due to the Vth controllability. 
The 4T-DG MOSFET can also be regarded as a MOSFET 
equipped with an arithmetic operation feature based on 
independent two-input capability. A single device with such a 
circuit function indicates the possibility of extensively reduction 
of the number of devices in VLSIs. 
Among the non-classic CMOS device concepts the ultra-thin-
body silicon-on-insulator (UTB-SOI) is one of the most 
promising approaches for future CMOS scaling to feature sizes 
below 50 nm [25-29]. Ultra-thin body SOI has a very thin layer 
of single-crystal silicon, the ultra-thin silicon body (5-40 nm), 
on top of a silicon dioxide insulating layer (the buried oxide, or 
"BOX"), which itself is on top of the silicon substrate. The ultra-
thin body forms the channel of the MOSFET. The advantages of 
ultra-thin body SOI for highly scaled MOSFETs include 
reduced junction capacitance, improved electrical isolation, the 
possibility of optimal operation with relatively light channel 
doping, and certain advantageous circuit characteristics. The 
ultra-thin body SOI may be either a single-gate (see structure in 
Figure 1A.4) or a DG MOSFET. One type of DG MOSFET is 
similar to the ultra-thin body SOI single-gate transistor, with the 
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addition, in the BOX, of a bottom gate electrode fully self-
aligned to the top gate electrode. 
 
Fig.1A.4 Schematic of a single-gate UTB SOI MOSFET 
It is clear that multiple-gate devices will respond to the future 
ITRS demands. These architectures have very good electrical 
characteristics even at nanoscale gate lengths, due to the 
excellent control of the charges in the channel. One of the main 
advantages of multiple-gate MOSFETs is the increase of the 
total current as compared to SG devices. The increase of the 
drain current per channel is related to the increased number of 
gates. Also, due to the short channel and thin film, the small 
dimensions of these devices allow a high packaging density. As 
shown above, they present a very good potential for RF and 
microwave analog applications. In digital applications, the small 
subthreshold swing of multiple gate devices keeps a high ratio 
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between on current and off current even for devices with 
channel lengths of the order of nm [30].  
 1B. Compact modeling  
Compact models of devices are used in circuit simulators, in 
order to predict the functionality of circuits. These multiple-gate 
devices will be preferred in nanoscale circuits, thus calling for 
accurate and reliable compact models, including new device 
specific effects. These compact models that accurately describe 
the novel devices, and are computationally efficient are an 
important prerequisite for successful circuit design. The 
currently available compact models are facing enormous 
challenges in modeling the observed physical phenomena in the 
sub-90-nm technologies [31]. The demands for advanced 
models, which can describe nanoscale silicon devices in analog 
and mixed-signal applications and can account for the physical 
effects on small geometry devices, have led to enormous R&D 
efforts in the development of advanced physics-based compact 
models. 
 The models should consist of high order continuity expressions, 
to prevent lack of convergence in circuit simulations. 
Smoothening functions are often used to assure continuity 
between the operating regimes. Also, a good model should be 
based on explicit expressions, as iterations require a higher 
computational time.  
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For the multiple-gate MOSFETs, the principles of modeling will 
change as compared to the traditional SG MOSFET, first 
because they will have to introduce the volume inversion effect, 
then, contrary to bulk MOSFETs, depletion charges in multiple-
gate devices are negligible because the silicon film is undoped 
(or lightly doped). Thus, only the mobile charge term needs to 
be included in Poisson’s equation. Therefore, the exact analytic 
solutions to 1D Poisson’s and current continuity equations based 
on GCA (gradual-channel-approximation, which assumes that 
the quasi Fermi potential stays constant along the direction 
perpendicular to the channel) can be derived, without the 
charge-sheet approximation. It is considered that the 
electrostatic control of the gates is good enough to neglect SCE 
associated to 2D effects. Most models presented so far are for 
undoped devices with a long enough channel to assume that the 
transport is due to the drift-diffusion transport mechanism [32-
35].  
Using the above principles, some models for undoped double-
gate [33-36] and surrounding gate [32,37] have been published , 
showing good agreement with three dimensional numerical 
simulations. 
In the case of a long-channel symmetrical undoped device, an 
analytical solution of 1D Poisson’s equation is obtained [33], 
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[34]. Making some approximations, a charge control model 
based on this solution can be derived [38]. 
If the film is strongly doped, an exact analytical solution of the 
1-D Poisson’s equation is not possible. Some approximations 
have been used to find an approximate analytical solution in the 
moderate inversion regime [39], in the weak inversion regime 
[40], or assuming a uniform mobile-charge sheet density along 
the thickness of the film [41] (which is valid from weak to 
moderate inversion). 
For devices that are short enough, i.e., where the gate length is 
comparable to the body thickness, the electrostatic potential 
should be derived from a 2-D Poisson’s equation. If the 
transport mechanism is drift-diffusion, a compact analytical 
solution seems difficult to obtain, since it has to be determined 
self-consistently with the current continuity equation, which 
includes the quasi-Fermi potential. An exception is the 
subthreshold regime where the quasi-Fermi potential is constant 
in most of the channel [42]. If the doping is high and the mobile 
charge can be neglected in the subthreshold regime, a simple 
solution for the potential can be obtained, which leads to an 
analytical expression of the threshold voltage that includes the 
scaling dependences (and therefore the threshold voltage rolloff 
and DIBL). In DG MOSFETs, this solution is written as a 
superposition Φ(x, y) = Φ 1(y) + Φ 2(x, y), where Φ 1(y) is the 
solution of the 1-D Poisson’s equation, which includes the 
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doping charge term, and Φ 2(x, y) is the solution of the 
remaining 2-D Laplace equation [43]. In GAA MOSFETs, the 
solution is written as: Φ (x, r) = Φ 1(r) + Φ 2(x, r). However, in 
these previous works, additional approximations were needed to 
solve the 2-D Laplace’s equation [44–46]. Furthermore, their 
analyses were quasi-2-D rather than fully 2-D, which required 
the use of fitting parameters. In an undoped device, analytical 
solutions of the 2-D Poisson’s equation were obtained at low 
VDS, which accurately predicted the threshold voltage rolloff 
[42,47]; but at high VDS, the problem becomes more complex. 
The solution also has two contributions, but the 2-D contribution 
is not the solution of a Laplacian, since the mobile charge is not 
ignored. At high VDS, an expression for the quasi-Fermi potential 
along the channel length is necessary to solve the 2-D Poisson’s 
equation. In [43], an approximate expression of the quasi-Fermi 
potential is used, although it was derived for long-channel bulk 
MOSFETs. An alternative assumption is to neglect the mobile-
charge sheet density in the subthreshold even for an undoped 
device [48]. Again, the analysis used to solve the 2-D Poisson’s 
equation was quasi-2-D. The threshold voltage is calculated 
from the value of the minimum of the surface potential 
[39,40,46]. The solution of the Poisson’s equation in the 
subthreshold allows calculating the subthreshold swing 
[42,47,49]. 
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A very promising modeling approach presented recently  is 
based on the solution of Laplace’s equation for the extended 
body (including the gate insulators) of the short-channel 
nanoscale DG MOSFETs using conformal mapping techniques 
[50-52]. This technique was first explored for bulk longchannel  
MOSFETs [53] and later for sub-0.1-μm MOSFETs [54], and 
finally for DG MOSFETs.  
However, for devices with channel lengths shorter than 50nm, 
the transport mechanism will probably not be drift-diffusion; 
ballistic or quasi-ballistic transport may appear. We cannot 
define a continuous quasi- Fermi potential that varies from the 
source to the drain and controls the mobile-charge distribution. 
What will happen is that carriers injected from the source will 
depend on the Fermi potential at the source, and carriers injected 
from the drain will depend on the Fermi potential at the drain. 
For this, accurate models that will include the ballistic or quasi-
ballistic regime are needed [55-66]. On the other hand, for films 
smaller than 10 nm, quantum confinement in the film may not 
be negligible. 
Thus, accurate MOSFET models that include these new physical 
behaviours are crucial to design and optimize advanced VLSI 
circuits for nanoscale CMOS technology.  
However, drain-current model is not enough for circuit 
simulation [67]. In order to calculate the dynamic behaviour of 
the device and so, to enable AC and transient circuit simulation, 
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terminal charge and capacitance modelling of multiple-gate 
MOSFETs are needed. Unfortunately, less work has been 
dedicated to this modelling domain. The recently presented 
study in [68] which is consistent with the drain current model of 
the study in [33], for symmetric and asymmetric DG devices is 
not analytical, since it requires numerical integration or integral 
function tabulation, which is too time-consuming to be carried 
out. Thus, analytical charges and capacitances, associated with 
each terminal are preferred in circuit simulation. Regarding the 
surrounding-gate MOSFET, our group was the first to develop 
and publish a model of the charges and intrinsic capacitances 
[69], which is also analytic and explicit. Starting from an exact 
solution of the Poisson’s equation, the model will be derived 
from Ward and Dutton charge partition scheme [70]. Every 
terminal charge or capacitance is described by an analytic 
function (See section 2D). 
Another important area of study and modeling, due to its high 
influence in short-channel novel devices, is represented by the 
parasitic resistances and capacitances. One of the disadvantages 
of multiple-gate devices is the increase in the parasitic resistive 
and capacitive components (like fringing and overlap 
capacitances) that become comparable in magnitude or even 
larger than intrinsic ones [71]. Capacitive coupling with 
parasitic resistances even dominates device characteristics in 
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analog/radio frequency (RF) ICs [72], a very important arena for 
the application of nanoscale devices. 
1C. Numerical simulations 
The advent and technological development of supercomputers in 
the last decade has dramatically improved the quality of 
scientific research, allowing the possibility for numerical 
simulations of unprecedented dynamical range and 
sophistication of physical modeling. In addition to the wealth of 
details necessary for an accurate treatment of complex 
processes, numerical simulations often also offer unparalleled 
insight into the understanding of a physics problem. 
Numerical simulation is a powerful tool in the semiconductor 
industry because it can analyze and predict the behaviour of 
novel devices, without the high cost necessary to fabricate the 
real components. The TCAD (Technology Computed Aided 
Design) has the potential to reduce development costs by as 
much as 40% “if appropriately used” [2]. The simulation tool 
can include different materials, various fabrication processes, 
study of 1D, 2D and 3D structures, etc.  
In order to remain useful for future technology nodes, process 
simulation has to follow shifts of state-of-the-art processes and 
new materials for future nanoelectronics devices. New 
requirements on TCAD can be found in the Modelling and 
Simulation Section of the ITRS. 
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However, the simulation tools remain the easiest way to test the 
accuracy of compact models, in laboratories around the world, 
due to its low cost and also, to the limited number of 
measurements of optimized novel devices. 
  
1D. Capacitance model 
In real circuit operation, the device operates under time-varying 
terminal voltages. Depending on the magnitude of the time-
varying voltages, the dynamic operation can be classified as 
large-signal operation or small-signal operation [73]. If the 
variation in voltages is sufficiently small, the device can be 
modeled with linear resistors, capacitors, current, sources, etc. 
Such a model is called a small-signal model. This type of 
dynamic operation is influenced by the device’s capacitive 
effects. Thus, a capacitance model describing the intrinsic and 
extrinsic components of the device capacitance is another 
essential part of a compact MOSFET model for circuit 
simulation. 
The capacitance model is almost always based on the quasi-
static approximation, which assumes that the charges in a device 
can follow the varying terminal voltages immediately, without 
any delay. Generally MOSFET capacitances can be divided into 
two groups, the intrinsic and the extrinsic capacitances. The 
intrinsic capacitances are much more complex than the extrinsic 
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components. The early intrinsic capacitances models, such as 
the Meyer model [74], simply treated the MOSFET capacitance 
as three separated lumped capacitances, gate-to-source 
capacitance (CGS), gate-to-drain capacitance (CGD) and gate-to-
bulk capacitance (CGB). It has the disadvantage of the charge 
non-conservation, unlike the charge-based capacitance model, 
which we also used for multiple-gate MOSFETs.  
However, the Meyer model has been widely used in simulators 
and continues to be used occasionally as an optional model for 
its simplicity and efficiency.   
 
1D.1 Intrinsic charge-based capacitance model for 
DG MOSFET 
 In a charge-based approach, the emphasis is put on the charge, 
rather than the capacitances. The idea is to determine the 
charges in the drain, source and gate, and the capacitances are 
then computed through mathematical differentiation of the 
charge with respect to the voltage. The charge-based capacitance 
model will ensure the charge conservation, as long as the 
following equation is satisfied: QG +QD+QS =0. 
QG can be obtained directly by integrating the corresponding 
charge density over the channel [75]. QINV=-QG, so, it is easy to 
calculate the total inversion charge in the channel. However, it is 
difficult to model the charges on the source and drain terminals, 
because only the total mobile channel charge QINV=QD+QS is 
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known and a partition of QINV into QD and QS is needed. As 
discussed by Ward and Dutton [70], the partitioning proposed 
leads to a set of charge-conserving and nonreciprocal 
capacitances between the different intrinsic terminals 
(nonreciprocity means that Cij is not equal to Cji, where i and j 
denote source, drain or gate). 
   
Fig.1D.1.1 Intrinsic large-signal DG MOSFET equivalent circuit 
including a complete set of nonreciprocal and charge-conserving 
transcapacitances. The transcapacitances Cij are defined in the text. 
Based on Fjeldly T. A., Ytterdal T., and Shur M. (1998) Introduction 




UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 






The partitioning scheme is the following:  the mobile charge 
QINV of a MOSFET is divided into a source charge QS = FpQINV 








= ⎨ =∂ ⎩
 
 
The elements Cii are called self-capacitances. Cij contain 
information on how much the charge Qi assigned to terminal i 
changes by a small variation in the voltage Vj at terminal j . To 
illustrate why Cij may be different from Cji, assume a MOSFET 
in saturation. Then the gate charge changes very little when the 
drain voltage is perturbed since the inversion charge is very little 
affected, making CGD small. However, if VGS is perturbed, the 
inversion charge changes significantly and so does QD, making 
CDG high. 
Based on the formula of the charges and the charge partition for 
drain and source charges, an admittance matrix for the device 
can be created. All of the capacitance terms in the matrix are 
non-zero and non-reciprocal. The elements in each column and 
each row must sum to zero owing to the constraints imposed by 
charge conservation (which is equivalent to obeying Kirchhoff’s 
current law) [76]. Some capacitances, such as CSD and CDS are 
negative as they should be [77] and out of the 9 DG MOSFET 
elements, only 4 are independent. 
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C  C  C
C = C  C  C  





                                                        (1D.1.1)                               
 
Similarly, these intrinsic capacitances can be obtained for an 
asymmetric (different front and back gate voltages) DG 
MOSFET, where QG QB. QB represents the charge in the back-
gate, so QINV=-(QG+QB).   
                                                                         
    In this thesis we will develop explicit compact charge and 
capacitance models adapted for doped and undoped long-
channel devices (doped DG MOSFETs, undoped DG 
MOSFETs, undoped UTB MOSFETs and undoped SGT) from a 
unified charge control model derived from Poisson’s equation.  
We also show the impact of important geometrical parameters 
such as source and drain thickness, fin spacing, spacer width, 
etc. on the parasitic fringing capacitance component of multiple-
gate field-effect transistors (MuGFET). Our results have been 
verified with numerical simulation results from different 
numerical simulators and when allowable, with experimental 
results that were obtained at the Microelectronics Laboratory, 
Université Catholique de Louvain, Belgium.  The thesis is 
organized as follows: Chapter (1) presents the state of the art, 
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Chapter (2) the compact modeling of the four devices: doped 
DG MOSFETs, undoped DG MOSFETs, undoped UTB 
MOSFETs and undoped SGT; in Chapter (3) we study the 
fringing capacitances in MuGFETs. Finally Chapter (4) 
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Current, Charge and 
Capacitance Model for 
Multiple Gate MOSFETs 
 
2A. Compact model for highly-
doped symmetrical Double-Gate 
SOI MOSFETs 
In this section 
an analytical and continuous compact model is developed, for a 
highly-doped double gate SOI MOSFET, in which the channel 
current, charge and capacitances are expressed as continuous, 
explicit functions of the applied voltages. The model is based on 
a unified charge control model derived from Poisson’s equation. 
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The results are compared with DG MOSFET simulations and 
FinFET experimental measurements [78]. Also, an extension to 
this model has been done, making it functional for a wide range 
of doping concentrations, between 1014and 3x1018cm-3 [79]. 
 
2A.1. Introduction 
As explained before, among SOI devices, double-gate (DG) 
transistors are considered to be a very attractive option to 
improve the performance of CMOS devices and overcome some 
of the difficulties encountered in further downscaling of MOS 
field-effect transistors into the sub-50 nanometer gate length 
regime [2]. One of the limiting factors in MOSFET downscaling 
is the static power consumption, due to short channel effects 
(SCEs), such as threshold voltage roll-off, drain-induced barrier-
height lowering (DIBL) and subthreshold slope degradation 
[80]. These effects increase the off state leakage current. In the 
DG MOSFETs, the control of the channel by the gate is stronger 
than in single gate MOSFETs. This leads to a significant 
reduction of DIBL, threshold voltage roll-off, off-state leakage 
and channel-length modulation [81,82].  
Thanks to such advantages, DG devices will be one of the 
preferred devices in nanoscale circuits, thus calling for an 
accurate and CAD compatible DG SOI MOSFET model. Some 
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compact models have been introduced before, but they are valid 
only for undoped DG MOSFETs, like in [33,34,37,38,83], 
whereas actual devices are doped, due to the fact that there is a 
small unintentional doping during real process. Moreover, 
doping can be used to adjust the threshold voltage without the 
need of changing the gate material, targeting multi-VT processes 
which are very attractive [13]. In this section we present a model 
for the doped double gate MOSFET, which is analytical, explicit 
and continuous through all regimes of operation (from weak to 
strong inversion, as well as linear to saturation). It is based on a 
previous work done in [40], which presented a current model 
valid for low VDS. The current expression is based on a unified 
charge control model, written in terms of charge densities at the 
source and drain ends [84] and derived for a doped DG 
MOSFET. We use an accurate explicit expression of the 
inversion charge densities in terms of the applied bias. No fitting 
parameters are used in the charge control model. The model is 
valid up to well above threshold. This model includes 
expressions of current, charge and capacitances, thus resulting 
also in a complete small-signal model. Although the model has 
been developed from the 1D Poisson’s equation in the direction 
perpendicular to the channel (which leads to neglecting short-
channel effects), it is in fact the first compact model developed 
for doped DG MOSFETs. Besides, short-channel effects are less 
stronger than in single gate devices with the same channel 
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length. The explicit model of the channel current shows a good 
agreement with the 2D numerical device simulations and also 
with the experimental I-V measurements performed on 
comparable FinFETs. A good agreement is observed also for all 
the capacitances expressions compared to the 2D device 
numerical simulations. Therefore, this complete small signal 
model is suitable to be used in circuit simulators, a direct 
application targeting baseband analog designs in which very 
short transistors are not used, but moderate inversion is standard 
[85]. As mentioned above, an extension of this model has been 
done. A compact analytical model for long channel symmetric 
double-gate MOSFETs is presented in section 2A.3, which 
considers a doped silicon layer in a wide range of 
concentrations, between 1014 and 3x1018 cm-3. Analytical 
expressions are presented to model the behavior of the potential 
at the surface and the difference between potentials at the 
surface and at the center of the doped silicon layer. No fitting 
parameters are required. All the equations obtained for the 
potentials were validated using rigorous numerical calculation, 
for different doping concentrations as well as for several double-
gate structure dimensions and applied voltages.  
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Using the expression for the potential and difference of 
potentials, analytical expressions for the current-voltage and 
capacitance-voltage characteristics are further derived. 
Comparison of modeled and simulated (using the ATLAS 
device simulator) transfer characteristics in linear and saturation 
regions, of output characteristics and of gate-drain and gate-
source capacitance-voltage characteristics shows an excellent 
agreement within the practical range of gate and drain voltages, 
gate dielectric and silicon layer thicknesses. 
2A.2. Model  
In doped double gate MOS transistors, in the normal operating 
regimes, the majority carrier concentration (holes) is negligible 
in comparison with electron carrier concentration so that by 
using the gradual channel approach [33,40] (therefore, 
neglecting the derivative of the lateral field in 
the direction of the channel length) Poisson’s equation reads as:      
                                 
( ) ( ) ( )




q x y V xi kT
A e A
Si Si A




⎡ − ⎤⎣ ⎦⎡ ⎤⎡ ⎤= + = +⎢ ⎥⎣ ⎦
⎣ ⎦     
(2A.1)                 
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Fig.2A.1 ATLAS simulation of the DG MOSFET considered 
 
The y-axis is perpendicular to the surface and the x-axis starts in 
source (x=0) and ends in drain (x=L) region. Fig.2A.1 represents 
the ATLAS simulation of the DG MOSFET considered in this 
section. NA represents the doping density. The potential ( )yx,φ  
is referred to the neutral region of one equivalent bulk MOS 
transistor. V(x) is the electron quasi-Fermi potential depending 
on the voltage applied to the channel between source and drain 
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and is assumed to be independent of y [40]. The surface electric 
field can be written in terms of the mobile charge density (in 
absolute value) per unit area at each interface, Q, and  the 
depletion charge density per unit area (in absolute value) 












=                                      (2A.2) 
 In order to obtain the IDS(VGS) characteristic, we have to 
evaluate the surface electric field as a function of the gate 
voltage. Therefore we multiply both sides of Poisson’s equation 
by [ ]2 ( )d x dyφ . Then, by integrating (2A.1) between the centre 
(y=0) and the top surface of the film (y=-tsi/2) we obtain [40]: 













⎡ − ⎤ − −⎣ ⎦ ⎛ ⎞= − + −⎜ ⎟
⎝ ⎠
       (2A.3)             
where ( )2/, SiS tx −= φφ  is the surface potential and ( )0,xo φφ =  is 
the potential in the middle of the film. Contrary to the bulk case 
where the potential at the end of the depletion region is known 
to be zero, in fully-depleted SOI unfortunately 0φ  is unknown 
and (2A.3) cannot be analytically integrated for the potential, 
but it is observed, from numerical simulations, that the 
difference 0φφ −S  keeps a constant value from the subthreshold 
region to well above threshold [40]. In subthreshold, Poisson’s 
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=                                 (2A.4) 
therefore, the following expression is obtained for the difference 










− = =                                                       (2A.5)                                      
where SiSiSi tC /ε=  represents the silicon film capacitance. This 
approximation is valid from subthreshold to well above 
threshold, which is demonstrated by the correct agreement with 
simulations and measurements, for low and moderate VGS(~2V) 
and for all VDS values [40]. For high VGS, the surface potential 
increases much more rapidly than the mid-film potential, 
making the approximation less correct. However, the numerical 
simulations have shown that (2A.5) is not a bad approximation 
for highly-doped devices (NA≥1017 cm-3), even well above 






, coming from (2A.3) and (2A.5), 
has been neglected, but this is also a valid approximation for 
highly doped devices. In Fig.2A.2 we can see that the increase 
of the difference between the surface and mid-film potentials is 
certainly small (less than 0.1V), up to well above threshold. The 
validity of the above approximation from subthreshold to well 
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above threshold will also be proved/supported by the good 
agreement between model and numerical simulations.  
Equating (2A.2) and (2A.3), applying the Kirchoff voltage law 
applied on the gate oxide, and using the two approximations 









Q tNkT qV V V
C q kT n
Q QQ kT Q kT
C q Q q Q
ε
⎛ ⎞⎡ ⎤
− − − + =⎜ ⎟⎢ ⎥⎜ ⎟⎣ ⎦⎝ ⎠
⎡ ⎤ ⎡ ⎤+
= + +⎢ ⎥ ⎢ ⎥
⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦
             
(2A.6) 
Note that V varies from source to drain, being V=0 at the source 
and V=VDS at the drain [84]. VFB is the flat-band voltage, Cox the 
oxide capacitance per unit area. 
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Fig.2A.2 Difference between the surface and mid-film potentials 
0φφ −S  of the DGMOSFET, as a function of the gate voltage. 
Simulation conditions: doping level NA=6 ⋅1017 cm-3; silicon film 
thickness tSi=31nm; effective oxide thickness tox=2nm; channel length 
L=1μm and width W=1μm  
 
2A.2.1 Drain Current Model 





WI Q V dV
L
μ
= ∫              (2A.7)                                      
where W represents the width of the device, μ the effective 
mobility of the electrons and L the channel length. The term 2 
appears because of the 2 gates.  
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From (2A.6) we get: 
ox Dep
dQ kT dQ dQdV
C q Q Q Q
⎛ ⎞
= − − +⎜ ⎟⎜ ⎟+⎝ ⎠
                        (2A.8)                             
Therefore the expression of IDS can be written in terms of carrier 
charge densities. Integrating (2A.7) using (2A.8), between Qs 
and Qd (Q=Qs at source end and Q=Qd at the drain end), we 
have:  
( )
2 22 2 log
2
d Deps d
DS s d Dep
ox s Dep
Q QQ QW kT kTI Q Q Q
L q C q Q Q
μ ⎡ ⎤⎡ ⎤+−
= − + +⎢ ⎥⎢ ⎥
+⎢ ⎥⎢ ⎥⎣ ⎦⎣ ⎦
   (2A.9)                         
In order to compute the charge densities from an explicit 
expression of the applied bias, since (2A.6) does not yield a 
closed form for Q, we find an approximate explicit expression of 
Q in the asymptotic limits of subthreshold and above 
threshold.[84].We can see that in (2A.6), well above threshold 
the two logarithmic terms in RHS (Right-Hand-Side) are smaller 





ox i Si ox
Q tNkT q QV V V
C q kT n Cε
⎛ ⎞⎡ ⎤
− − − + =⎜ ⎟⎢ ⎥⎜ ⎟⎣ ⎦⎝ ⎠
     (2A.10)                            
and therefore 
( )0ox GSQ C V V V= − −                                                         (2A.11)                              
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Q tNkT qV V
C q kT n ε
⎛ ⎞⎡ ⎤
= + +⎜ ⎟⎢ ⎥⎜ ⎟⎣ ⎦⎝ ⎠
. 
On the other hand, we can see that in (2A.6), well below 
threshold, since Q QDep 
0exp GSDep





                                              (2A.12)                                      
where kT
q
β =  
An approximate explicit solution of the standard UCCM 













⎛ ⎞⎛ ⎞ ⎡ ⎤⎡ ⎤− −⎜ ⎟= − + + +⎜ ⎟ ⎢ ⎥⎢ ⎥⎜ ⎜ ⎟ ⎟⎣ ⎦⎜ ⎟⎣ ⎦⎝ ⎠⎝ ⎠   
(2A.13)                    
This expression tends to (2A.10) and (2A.12) above and below 
threshold, respectively. However, we observed that this explicit 
expression of Q does not work very well above threshold. The 
modeled Q using (2A.13) is significantly lower than the 
calculated Q from the numerical solution of (2A.6). The reason 
for this difference is that the two logarithmic terms in the RHS 
of (2A.6) increase, although slowly, with VGS above threshold 
and they are not negligible. Nevertheless, this effect can be 
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modeled as a correction of V0. By considering this effect, from 
(2A.6), we can write the above threshold charge density as: 
' '
0 log log 1ox GS
Dep Dep
Q QQ C V V
Q Q
β β
⎛ ⎞⎛ ⎞ ⎛ ⎞
= − − − +⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠⎝ ⎠
           (2A.14)                            
where ( )' 0ox GSQ C V V V= − − . 
Equation (2A.14) is a much more accurate expression for above 
threshold than (2A.10). In order to keep a unified expression for 
Q, we need a unified expression of the threshold voltage. From 
(2A.12), the threshold voltage is VT=V0 below threshold, but 
from (2A.14), above threshold, it is: 
'





⎛ ⎞ ⎛ ⎞
= + + +⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠
                         (2A.15)                              
As we can see, VT is defined in terms of technological 
parameters not as an extracted parameter. 
We cannot use (2A.15) as a unified threshold voltage 
expression, because the second term in the RHS of (2A.15) 






 tends to 0). However, for the same reason, the third 
term of the RHS tends to 0 as we decrease VGS below threshold, 
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as it should. Note, on the other hand, that well above threshold, 
Q’ QDep  and 
'






≈ + +⎜ ⎟⎜ ⎟
⎝ ⎠
 








= + +⎜ ⎟⎜ ⎟
⎝ ⎠
                                               (2A.16)                                       
Below threshold Q’ QDep and VT=V0 as it should. Well above 
threshold, Q’ QDep and 
'






≈ + +⎜ ⎟⎜ ⎟
⎝ ⎠
as it should.  
The final explicit expression of Q is written as (2A.17): 
2
2 2
2 22 2 4 log 1 exp
2
ox ox GS T T
ox
Dep Dep




⎛ ⎞⎛ ⎞ ⎡ ⎤⎡ ⎤− + Δ −⎜ ⎟= − + + +⎜ ⎟ ⎢ ⎥⎢ ⎥⎜ ⎜ ⎟ ⎟⎣ ⎦⎜ ⎟⎣ ⎦⎝ ⎠⎝ ⎠   
(2A.17) 
where Q’ (2A.18) is calculated from the unified expression of 


















































ox (2A.18)           
In (2A.17), the term ΔVT ensures the correct behaviour of Q 
above threshold [84],  
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βΔ ≈ above threshold and therefore 
( ) ( )22ox ox Dep GS T T ox GS TQ C C Q V V V V C V V Vβ≈ − + − + Δ − ≈ − −
as it should. Below threshold, ∆VT has no influence since 
( )2 22 'T ox Dep TV C Q Q VβΔ ≈ . 
Therefore, Qs and Qd in the IDS expression (2A.9) can be 
analytically computed by applying V=0 and V=VDS 
respectively, in (2A.10)-(2A.19). 
In order to obtain a very good agreement of the channel current 
expression with simulations and measurements, the mobility has 
been computed using the Shirahata’s model [86], also used in 
the ATLAS 2D simulator to compare the results of the model. 
This model takes into account the dependence of the transverse 
electric field.  
The effective mobility μ is: 
















+⎛ ⎞ ⎛ ⎞+⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠
          (2A.20)                       
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The method to compute the constants mu0, e1n, e2n, p1n, p2n 
was to take 5 points from the (IDS, VGS) and (ES, VGS) curves in 
ATLAS. Replacing these values and equation (2A.20) in the 
current expression (2A.9) we have a system of 5 equations with 
5 unknowns to solve.  Parameter thetan can be determined from 
extracted values of the mobility at different temperatures. In this 
work we have considered measurements and simulations at 
room temperature; therefore thetan did not need to be fitted. The 
flatband voltage value required in (2A.11) is obtained from the 
extraction of an empirical threshold voltage, Vt (from the 
measured or the numerically simulated characteristics) as 
follows. We use the maximum transconductance change (TC) 
method [39,40], where Vt is defined as the gate voltage at which  
GSm Vg ∂∂ /  (Fig.2A.3)  is maximum or  





d I d E
dV dV
= =           (2A.21)
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The first term of the expression of *SE  (2A.22) comes from the 
depletion charge controlled by each of the gates. The second 
term in (2A.22) is actually a correcting factor which depends 
only on the gate oxide thickness. As will be seen from the 
results, using the extracted value of VFB obtained from (2A.22-
2A.24) and the empirical Vt, a good agreement is obtained with 
both measurements and numerical simulations. We have indeed 
observed that the extracted value of VFB corresponds to the 
calculated value (i.e. the difference between the work functions 
of the gate material and the semiconductor) in the case of the 
device simulated with ATLAS (where no interface states nor 
trapped charge in the oxide has been introduced). 
 
Fig.2A.4 Transfer characteristics, for VDS=0.05V (a) and for VDS=1V 
(b) in linear scale. Solid line: ATLAS simulation; Symbol line: our 
model using (2A.9).Same simulation conditions as Fig.2A.2 
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Fig.2A.5 Transfer characteristics, for VDS=0.05V (b) and for VDS=1V 
(a) in logarithmic scale. Solid line: ATLAS simulation; Symbol line: 
our model using (2A.9). Same simulation conditions as Fig.2A.2 
 
Fig.2A.6 Output characteristics. Solid line: ATLAS simulation; 
Symbol line: our model using (2A.9). Same simulation conditions as 
Fig.2A.2 
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2A.2.2 Charge and Capacitance Model 







Q W Qdx W Q dV
I
μ
= − = −∫ ∫                     (2A.25)      









Q kT kT QQ W Q dQ
I C q q Q Q
μ ⎛ ⎞
= + +⎜ ⎟⎜ ⎟+⎝ ⎠
∫         (2A.26)  
From the total gate charge QG=-QTot-Qox+WLQDep, where Qox is 
the total oxide fixed charge at both front and back interfaces. 





= −                                                            (2A.27)                                       
where i=d,s.  
We obtain these capacitances, by differentiating QTot according 
to (2A.8) and using (2A.17) for the charge densities at source 
and drain. 
Following the Ward’s channel charge partitioning scheme [87] 
we obtain analytical expressions for the total drain (QD) and 
source (QS) charges:   
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CWxQ W Qdx Q
L LI Q QkT Q Q Q
q Q Q
kT dQ





= − = ⋅⎜ ⎟⎛ ⎞⎡ ⎤+⎜ ⎟+ − −⎜ ⎟⎢ ⎥⎜ ⎟⎜ ⎟+⎢ ⎥⎣ ⎦⎝ ⎠⎝ ⎠
⎛ ⎞⎛ ⎞
⋅ + +⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟+⎝ ⎠⎝ ⎠
∫ ∫
    
(2A.28) 
 S Tot DQ Q Q= −                                     (2A.29)                             
        
(The solutions for Eq.(2A.26) and Eq.(2A.28) are given in 
Appendix ) 
The non-reciprocal capacitances Cdg and Csg are obtained as 
[87]: 




             (2A.30)                            
The great advantage of this capacitance model is that it is 
charged-based and all the expressions are analytical, explicit and 
continuous through all operating regimes. 
 
2A.2.3 Simulation Results  
In order to compare this model with ATLAS 2D numerical 
simulations, we have considered a DG MOSFET with the 
following parameters: doping level NA=6⋅1017 cm-3; silicon 
thickness tSi=31nm; oxide thickness tox=2nm; channel length 
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L=1µm and width W=1µm. We have compared the modelled 
and simulated IDS-VGS characteristics for two values of VDS 
(0.05V and 1V). These characteristics are plotted in the linear 
and logarithmic scales (Fig. 2A.4, 2A.5). Agreement is good for 
VGS up to 1V. Actually these devices are not operated at VGS 
values much higher than 1 V, and therefore the model is valid 
for the regimes of practical interest. In the subthreshold regime 
there is a perfect match between this model and the simulations 
(Fig.2A.5). The IDS-VDS characteristics, for different values of 
VGS, show a good agreement with the numerical simulations 
(Fig.2A.6). We have also compared this model with 
measurements on a FinFET with the following technological 
parameters:  doping level NA=1018 cm-3; fin width=35nm, which 
corresponds to the thickness of the silicon film in this model tSi; 
effective oxide thickness tox=2nm; channel length L=1µm. The 
experimental FinFET was fabricated at IMEC [13] and has 66 
fins (Nfins=66) with a height of hfin=75nm. We have modelled 
the FinFET as a DG MOSFET: this is valid when the width of 
the fin is very small compared to the height of the fin.  In this 
case the width of the channel (to be used in (2A.9)) can be 
approximated by: W=2hfinNfins. We can see that the agreement 
between model and FinFET measurements is good in all 
operating regimes, up to high values of VGS, where our 
approximation (2A.5) is less valid and, especially for low values 
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of VDS, the effect of the series resistance can be significant. 
(Fig.2A.7-2A.9). On the other hand, at negative values of VGS 
we observe that the gate-induced drain leakage current, due to 
band-to-band tunnelling, dominates and masks the subthreshold 
diffusion current; this current contribution has not been included 
in the model so far. 
 
 
Fig.2A.7 Transfer characteristics, for VDS=0.05V (a) and for VDS=1V 
(b) in linear scale. Solid line: FinFET measurements; Symbol line: 
our model using (2A.9) with FinFET extracted parameter values 
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Fig.2A.8 Transfer characteristics, for VDS=0.05V (a) and for VDS=1V 
(b), in logarithmic scale. Solid line: FinFET measurements; Symbol 
line: our model using (2A.9) with FinFET extracted parameter values
 
Fig.2A.9 Output characteristics. Solid line: FinFET measurements; 
Symbol line: our model using (2A.9) with FinFET extracted parameter 
values 
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In order to have a complete model for the drain and source 
capacitances, we have to account for the parasitic overlap and 
fringing capacitances, which we add to the previously modelled 
intrinsic capacitances.  
 
 
Fig.2A.10 Intrinsic fringing capacitances in a DG MOSFET 
A model that introduces the bias dependence of the overlap and 
fringing capacitances was used [88] and adapted to DG 
MOSFETs. The inner fringing capacitance between gate and 
source is defined as: 













⎡ ⎤⎛ ⎞− −⎢ ⎥⎜ ⎟
⎢ ⎥= −⎜ ⎟
⎢ ⎥⎜ ⎟
⎢ ⎥⎝ ⎠⎣ ⎦
     (2A.31)
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where Cf,max is an adjustable parameter [88]. By increasing VGS 
the fringing capacitance tends to zero because of the formation 
of the inversion channel.  
The gate-source overlap capacitance has the following 
expression [88]: 








                (2A.32)                                      
where Ld is the gate overlap region. Following [88], a smoothing 
function is used to make the bias dependent overlap capacitance 
converging to its maximum value: 
   * 2
1 0.5 0.05
2GS GS GS GS
V V V V= − − +           (2A.33)                                  
In (2A.32) λ is an adjustable parameter depending on the 
channel doping [88]. In our case λ=0.4 and the 0.05 value from 
(2A.33) represents a transition term from deep subthreshold to 
strong inversion. From (2A.32) and (2A.33), well above 
threshold we get *GSV  ≈0 and Cov≈W Cox Ld, as it should. As VGS 
decreases Cov decreases and from (2A.32),(2A.33) *GSV  ≈ VGS 
and Cov tends to 0 in deep subthreshold , as it should (since, as 
explained in [88], the overlap region becomes fully depleted and 
the lateral effective length vanishes).   
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Therefore, the complete model for the parasitic gate-source 
capacitance which will be added to our intrinsic capacitance 
model is given by: 
 , *2 1
d
gs par ox f
GS
LC W C C
Vλ
⎛ ⎞
= +⎜ ⎟−⎝ ⎠
          (2A.34)                      
Following the same reasoning, the parasitic gate-drain 
capacitance, Cgd,par can be calculated by replacing VGS with VGD 
in equations (2A.31) to (2A.34). These expressions of Cgs,par and 
Cgd,par should be added to the expressions of the intrinsic 
capacitances Csg, Cgs and Cdg, Cgd. Using ATLAS we simulated 
the device capacitances for two values of VDS: 0.05V and 1V. 
We have compared these simulations with this model. The 
capacitances have been normalized to the oxide capacitance 
(Figs 2A.11 and 2A.12). A good agreement is observed in all 
operating regimes. 
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Fig.2A.11 Normalized gate to drain capacitance (a, b) and gate to 
source capacitance (c, d) with respect to the gate voltage, for VDS=1V 
(a,d) and  VDS=0.05V (b,c). Solid line: ATLAS simulations; Symbol 
line: our model using (2A.27) Same simulation conditions as Fig.2A.2
 
Fig.2A.12 Normalized drain to gate capacitance (a, c) and source to 
gate capacitance (b, d) with respect to the gate voltage, for 
VDS=1V(a,b) and VDS=0.05V (c, d). Solid line: ATLAS simulations; 
Symbol line: our model using (2A.29) Same simulation conditions as 
Fig.2A.2 
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2A.3 Continuous modeling of symmetrical DG 
MOSFETs from low to high doping values 
2A.3.1 Introduction 
The main problem for modeling doped DG devices is that the 
potential at the surface and the potential at the middle of the 
silicon layer are related. The electric field at the interface is 
written as a function of these potentials, expressed by 
transcendental equations that have no analytical solution. The 
first approach to obtain an analytical expression was done 
considering the difference of potentials to be equal to its value in 
the below threshold condition and assuming a high doping 
[39,40] as in section 2A.2. These approximations lead to 
compact analytical expressions but the resulting model is only 
valid for highly doped devices and up to moderate inversion. 
Most DG MOSFET models reported up to now have been 
developed under the condition of undoped silicon layer, when an 
analytical solution can be easily achieved [33,34,38,83,84,90].  
However, we will show that even for concentrations as low as 
1014 cm-3 the effects of having a doped Si layer cannot be 
neglected in the solution of the surface potential equations. A 
new attempt to solve this situation was done recently using the 
so called regional approach [91], but with the same 
approximation of Francis in [40]. However, figures in [91] 
clearly show the disagreement obtained between calculated and 
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simulated values of potential differences above threshold 
voltage. 
In this section we present an analytical continuous compact 
model for long channel symmetric DG MOSFETs, which 
considers a doped silicon layer with any value of doping 
concentration, gate dielectric and silicon layer thickness and 
applied voltages in the typically used ranges. The charge density 
at source and drain is calculated using the analytical expressions 
previously derived to model the potential at the surface and the 
difference of the potential at the surface and at the center of the 
silicon doped layer.  The current is then calculated using the 
charge control model from section 2A.2, derived for DG 
MOSFETs. Although, more complicated than the model in 
section 2A.2, this model is valid from low to high doping. In 
order to validate the expressions to model the potential and 
difference of potentials, an accurate numerical calculation was 
done implementing the procedure in [92] for symmetric double-
gate structures. In order to validate the model, a typical DG 
structure was simulated using 2D ATLAS to obtain the transfer 
characteristics in the linear and saturation regions and the output 
characteristics for the different silicon layer concentrations, 
varying from 1014 cm-3 to 1018 cm-3, and two polysilicon 
concentrations, of 1020 cm-3 and 1021 cm-3. Gate-source and 
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gate-drain capacitance were also simulated for comparison with 
the results from this model. 
2A.3.2 Formulation of the Poisson's equation 
The double-gate transistor structure under analysis is shown in 
Fig. 2A.13, where NA is the uniform acceptor concentration in 
the silicon layer with thickness equal to tsi; tox is the gate 
dielectric thickness; tpoly is the polysilicon thickness with a 
donor concentration Npoly and L is the channel length. The 
transistor is symmetrical, with both gates connected together at 
VGS.                                   
 
Fig.2A.13 Diagram of the double-gate MOSFET structure analyzed. 
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The charge density as  function of the potential φ is equal: 
( )
Fp FpFn
e A i i iq p n N q n e n e n e
φ φ φφ φ
β β βρ
− −⎛ ⎞
⎜ ⎟= − − = − −
⎜ ⎟
⎝ ⎠
  (2A.35) 
where β=kT/q is the thermal potential, k is the Boltzmann 
constant; q is the electron charge and T is the temperature in K; 
ni is the intrinsic carrier concentration; φFp is the quasiFermi 
level for holes in the P-type silicon layer and φFn is the 
quasiFermi level for electrons. 
The potential along the channel is V=φFn-φFp, and from now on, 
φFp will be renamed as φF.   









= − + −⎜ ⎟⎜ ⎟
⎝ ⎠
. (2A.36) 
The electric field at the surface of the silicon layer is calculated 
using Poisson equation (Section 2A.2.2, Eq.(2A.3)). 
As can be seen the electric field depends not only on φs but also 
on the difference between potentials at the surface and at the 
center of the Si layer, φs-φo. If the Si layer is considered to be 
undoped, the electric field obtained appears to depend only on 
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φs [39]. As was already mentioned, under this later 
approximation, analytical expressions have been obtained to 
calculate the current. However, as will be shown below, this 
approximation is very rough and even for layers with doping as 
low as 1014 cm-3, the doping effect must be taken into account. 












= + ⋅ . (2A.37) 
where ( ) /s oα φ φ β= −  is the normalized difference of 
potentials, εsi is the silicon dielectric constant and /si si siC tε=  is 
the silicon layer capacitance per unit area. 
Substituting (2A.37) in the expression for the gate voltage VGS, 














= + + + ⋅ , (2A.38) 
where oxoxox tC /ε=  the gate capacitance per unit area and εox is 
the gate dielectric constant.  
These potentials were calculated for a basic device structure 
with tox= 2 nm; tsi= 34 nm; tpoly= 100 nm; Npoly= 1020 cm-3; 
Nss=5x1010 cm-2 and NA varying from 1014 to 3x1018 cm-3. For 
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this value of Npoly, polysilicon depletion has to be considered, 
obtaining an effective dielectric thickness of 2.24 nm. In some 
cases tox and tsi were also varied. A long channel device with L= 
5 μm was considered to avoid short channel effects without 
affecting generalization of the calculations.  
2A.3.3 Calculation of the potentials 
 
2A.3.3.1 Below threshold regime 
In the below threshold regime, the difference between the 
surface potential and the potential at the center of the layer is 
calculated using the depletion approximation which is valid in 










= − = = , (2A.39) 
where φsBT  and φoBT  are the values of the surface potential and 
potential at the center of the Si layer corresponding to the below 
threshold condition.  As can be seen, φdBT depends only on the 
doping concentration NA and on the silicon layer thickness tsi. 
φsBT can be calculated solving the transcendental equation 
(2A.38). For the below threshold regime, the term 
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1/)1( <− − BTBTe α
α  and (2A.38) can be simplified expanding the 













− = + +⎜ ⎟⎜ ⎟
⎝ ⎠
. (2A.40) 
Using the principal branch of the Lambert function LW (defined 
as: ( )( ) W xW x e x⋅ = , which can be computed analytically through 




















− − −⎡ ⎤
⎢ ⎥
= − − − ⋅ ⎢ ⎥
⎢ ⎥
⎢ ⎥⎣ ⎦  
(2A.41) 
φoBT is calculated substituting (2A.41) in (2A.39) as:    
BT BT BTo s dφ φ φ= − . (2A.42) 
 
2A.3.3.2 Threshold condition  
When the gate voltage is equal to the threshold voltage, 
φdT=φsT-φoT is higher than the value calculated from (2A.39). 
From numerical calculations and simulations it was found that 
φd varies with VGS and at VGS=Vt it can be expressed as:   
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φ φ φ β= + Δ = + . (2A.43) 
If the threshold voltage is determined at the maximum of the 
derivative of the transconductance using the double-derivative 
method, the surface potential at threshold, φsT, can be 
numerically calculated applying the condition 0)/( 33 =GdVsd φ  to 
Eq (2A.38) [39,40]. However, according to calculations of these 
authors, φsT remains constant for NA lower than 3x1016 cm-3, 
which is not correct because φsT and φoT as function of NA 
calculated using Mallikarjun’s method [92], vary with NA in all 
the range from 1014 to 3x1018 cm-3. Simulations also confirmed 
this behavior. The erroneous values of φsT obtained in [39,40] 
for low NA may be related to the approximation they made 
considering φdT=φdBT, which is only valid for NA greater than 
3x1017 cm-3. 
In [39] authors also found an approximate analytical expression 
which they adjusted to provide good agreement with the 
numerically calculated values, for concentrations greater than 










= + +⎢ ⎥⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
, (2A.44) 
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while  T T To s dφ φ φ= − . (2A.45) 
First, the potential at the center of the layer Toφ , as function of 
the layer concentration NA, has a maximum for a concentration 










ε β ⎡ ⎤⎛ ⎞⎢ ⎥= + + ⎜ ⎟
⎢ ⎥⎝ ⎠⎣ ⎦
. (2A.46) 
As can be seen, for typical double-gate dimensions, below this 
concentration the center of the layer can be considered to be in 
strong inversion (φoT>2φF) and above NA max in weak inversion 
(φF <φoT<2φF). Another important feature is that the value of the 
surface potential at threshold can be greater or lower than 2φF, 
while in [39,40] it was considered that φsT is always lower than 
2φF. This apparent contradiction can be explained analyzing 
results in Fig.2A.14, where these potentials are shown for Si 
layer thickness of 10, 30 and 50 nm. As can be seen the surface 
potential is lower than 2φF only for a specific combination of 
gate dielectric and Si layer thicknesses conditions and high 
doping concentration.  
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Fig.2A.14 Modeled and numerically calculated potentials at the 
surface and at the center of the Si layer as function of NA in threshold 
condition for silicon layer thickness of 10, 30 and 50 nm. tox= 2.24 
nm. Curves φF(NA) and 2φF(NA) are also shown. Arrows indicate the 
doping concentration at which the maximum value of the potential at 
the center of the layer occurs for tsi=30 nm and 50 nm respectively. 
The cases analyzed in [40], in fact, correspond to these 
conditions, so these results corroborate the statement of [40] for 
their specific conditions, but not as a general case. The shift of 
NA max with tsi varying from 10 to 50 nm is also indicated in Fig. 
2A.14. Arrows 1 and 2 indicate the maximum observed for 
tsi=30 nm and 50 nm respectively. It is seen that transition from 
weak inversion to depletion at the center of the silicon layer can 
be achieved for thicker Si layer and higher doping 


















ts= 10 nm  φs   φo
ts= 30 nm  φs   φo
ts= 50 nm  φs   φo
                2φF   φF
1
Namax 1. 6E16
          2. 1.82E17
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concentration. The threshold voltage is calculated substituting 










Dep si ox ox
T
ox T si Dep
C CV V
C Q








= + + + +⎢ ⎥⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
⎛ ⎞−
+ + +⎜ ⎟⎜ ⎟
⎝ ⎠
.        (2A.47) 
where ( ) /T T Ts oα φ φ β= − . 
 Fig. 2A.15 shows Vt as function of NA for tox= 2 ± 1 nm. It is 
observed that around NA=2.6x1017 cm-3 the variation of Vt with 
tox is minimized: for lower doping concentrations Vt  increases 
as tox decreases, while for higher doping Vt decreases with tox. 
This behavior can be useful for circuit designers. A similar 
behavior was reported in [93] from simulated data under the 
condition of workfunction difference equal to zero. However, 
the values of Vt and the doping concentration where the change 
of behavior occurred were different. 
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Fig.2A.15 Modeled and extracted from 2D simulation threshold 
voltage as function of NA for three gate oxide thickness: tox= 1, 2 and 
3 nm and tsi= 34 nm. 
2A.3.3.3 Modeling of potentials and difference of potentials in 
all regions 
The next step for modeling potentials was the definition of an 
empirical expression for the difference of potentials, φd, 
between the potential at the surface and at the center of the 
silicon layer as a function of applied gate and drain voltages.  
Using the detailed numerical calculation it was found that this 
magnitude can be expressed by empirical analytical expressions 
in the following three conditions:  



















  tox = 1 nm
  t
ox
 = 2 nm
  t
ox
 = 3 nm
2.6E17 cm-3
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⎢ ⎥= + ⎢ ⎥
⎢ ⎥+⎣ ⎦
,                                     (2A.48)                             


















⎛ ⎞= + − −⎜ ⎟
⎝ ⎠
− −⎛ ⎞−⎜ ⎟− −⎛ ⎞⎜ ⎟− + − −⎜ ⎟ + − −⎜ ⎟⎝ ⎠
⎜ ⎟
⎝ ⎠
        
(2A.49)
               


















⎛ ⎞= + − −⎜ ⎟
⎝ ⎠
− −⎛ ⎞−⎜ ⎟− −⎛ ⎞⎜ ⎟− + − −⎜ ⎟ + − −⎜ ⎟⎝ ⎠
⎜ ⎟
⎝ ⎠
         (2A.50)           
Combining (2A.49) and (2A.50) using the tanh function the 
following expression was obtained: 
( ) ( )





1 tanh 10 log( log 0.5)
2












⎡ ⎤− − −⎣ ⎦= +
⎡ ⎤+ − −⎣ ⎦+
           
(2A.51) 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







Combining (2A.48) with (2A.51) the complete expression to 
describe φd for the three above mentioned conditions was 
obtained: 
[ ] [ ]
1 2
1 tanh 50( ) 1 tanh 50( )
2 2
GS t GS tV V V V V Vd d dφ φ φ
− − − + − −
= + .   (2A.52)                                     
The value of φdM is defined at maximum gate voltage 
considered for these structures VGM= 2 V and V=0 V, as a 
function of the gate dielectric and silicon layer thicknesses, both 
in nm, and is expressed as: 
2 5 20.197 0.047 0.0045 0.00418 3 10M ox ox si sid t t t tφ
−= − + + − ⋅ .     (2A.53) 
Finally the surface potential as function of NA, tsi, tox, VGS and V 
can be calculated numerically from (2A.38) after substituting 
(2A.52) in α. In the above threshold regime Eq (2A.38) can be 
simplified neglecting the 1 in the square root and using the 





















⎢ ⎥= − − ⋅ −
⎢ ⎥⎣ ⎦
 . (2A.54) 
Combining the solutions for the surface potential in the below 
(2A.41) and above threshold (2A.54) regimes, the complete 
expression for the surface potential is obtained: 
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[ ] [ ]1 tanh 10( 1 tanh 10(
2 2
GS t GS t
BT AT
V V V V V V
s s sφ φ φ
− − − + − −
= +  (2A.55) 
The potential at the center of the Si layer is calculated as: 
o s dφ φ φ= − . (2A.56) 
 
2A.3.4. Derivation of the drain current and charge models 
 
To calculate the current, we need to know the charge carrier 
concentration along the channel Q, which can be determined 
through the relation with the surface electric field at each 
interface Eq. (2A.2). 
We consider that the total semiconductor charge at each surface 
of the DG transistor is equal to Q+QDep/2, where QDep is shared 
by the two surfaces.  
Expressions derived up to now are required to calculate 
analytically the surface carrier concentration per unit area at 












= + ⋅ − ,        (2A.57)                  
where α is determined using (2A.52) and φs using (2A.55). 
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= + + ⋅ +⎜ ⎟
⎝ ⎠
.                                 (2A.58)                                     
Substituting φs from (2A.58) in (2A.57) and solving for VGS, 









= = ,                                                       (2A.59)                          
the following general relation is obtained: 
12 ln
2
















− − − − + =⎜ ⎟
⎝ ⎠
⎡ ⎤⎛ ⎞⎛ ⎞
⎢ ⎥= + ⋅ + + −⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎝ ⎠⎣ ⎦
                            
(2A.60) 
Equation (2A.60) introduces a Unified Charge Control Model 
extended to symmetric DG MOSFETs.  
For the typical voltages range in this type of transistors, (up to 2 
V), and for Si layer concentration in the range from 1014cm-3 to 







⋅ + + >>⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
 and (2A.60) can be 
approximated to: 
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− − − − + =⎜ ⎟
⎝ ⎠
⎡ ⎤⎛ ⎞
= + ⋅ ⋅ +⎢ ⎥⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
                         
(2A.61) 
The derivative of (2A.61) with respect to V gives: 
11 ln












− + =⎢ ⎥⎜ ⎟
⎝ ⎠⎣ ⎦
⎡ ⎤⎛ ⎞ ⎡ ⎤⎛ ⎞= + + +⎢ ⎥⎜ ⎟ ⎜ ⎟⎢ ⎥⎜ ⎟+ ⎝ ⎠⎣ ⎦⎢ ⎥⎝ ⎠⎣ ⎦
.             (2A.62) 
Again, on both sides of the equation, the terms involved with 
logarithm can be neglected considering their relative weight, 
resulting in the following expression to represent the variation of 




C q Q Q Q dV
⎡ ⎤⎛ ⎞
− = + +⎢ ⎥⎜ ⎟⎜ ⎟+⎢ ⎥⎝ ⎠⎣ ⎦
.                              (2A.63)                             
Due to the fact that the derivative in (2A.63) equals the one in 
the previous model in (2A.8), the transistor current and gate-
drain and gate-source capacitances are calculated as explained in 
section 2A.2.1 and section 2A.2.2, taking into consideration the 
new developed Q in Eq. (2A.57), for different NA. 
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2A.3.5 Simulation Results 
 
The structure shown in Fig. 2A.13 was simulated in ATLAS 
using the following typical parameters for nanometric devices: 
tox= 2 nm, tsi= 34 nm, tpoly= 100 nm, W= 1 μm, L= 5μm, 
constant mobility equal 400 cm2/Vs and without impact 
ionization. The silicon layer doping concentration was varied 
from 1014 cm-3 to 3x1018 cm-3 and two values of polysilicon 
doping concentration of 1020 cm-3 and 1021 cm-3 were 
considered. The selection of those parameters was done to avoid 
the short channel effects and mobility dependence, which will 
be considered for future work to complete this core model. The 
transfer characteristics were obtained for gate voltage varying 
from -0.5 V to 2 V and the drain voltage was fixed at 0.05V and 
1 V. The output characteristics were obtained for VGS equal to 
0.5V, 1V and 2 V. The C-V characteristics were calculated 
using the small signal simulation in ATLAS at 1 MHz. The 
transfer characteristic in the linear region at VDS= 0.05 V is 
shown in Fig. 2A.16. For doping concentrations from NA= 1014 
to 1016 cm-3 the curves are practically the same so in the figure 
we only show the curves for 1016 and 1018 cm-3. The polysilicon 
doping concentration was 1020 cm-3. 
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 Since polydepletion effect increases the effective gate oxide 
thickness, in the current calculation an effective value of the 
dielectric layer equal to 2.24 nm was used instead of 2 nm. As 
can be seen the agreement between the current simulated and the 
current modeled, in all operation regimes, is very good for both 
doping concentrations.   
 
Fig.2A.16 Comparison between simulated and modeled linear 
transfer characteristics for VDS= 0.05 V and two Si layer doping 
concentrations: 1016 cm-3 and 1018 cm-3; polysilicon doping is 
Npoly=1020 cm-3 and tox = 2.24 nm. 



















VGS  [V]  
VDS= 0.05 V
            Na
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         modeled
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           modeled
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Fig.2A.17 Comparison between simulated and modeled transfer 
characteristics in saturation for VDS= 1 V and two Si layer doping 
concentrations: 1016 cm-3 and 1018 cm-3; polysilicon doping is 
Npoly=1020 cm-3 and tox= 2.24 nm. 
 
The same good agreement was obtained for the transfer 
characteristic in saturation at VDS= 1 V, Fig. 2A.17.  
Three output I-V characteristics are shown, one in Fig. 2A.18 
for NA= 1014 cm-3 and two in Fig. 2A.19 for NA= 1016 and 1018 
cm-3 where again, the agreement is excellent in all regions. If the 
polysilicon impurity concentration is 1021 cm-3, the 
polydepletion can be neglected and the output characteristics 
shown in Fig. 2A.20 have an excellent agreement using tox= 2 
nm. 



















            Na
  1E16 simulated
         modeled
- - - -  1E18 simulated
           modeled
VDS= 1 V
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Fig.2A.18 Simulated and modeled output characteristics for VGS= 0.5, 
1 and 2 V for a Si layer doping concentration of 1014; polysilicon 
doping is Npoly=1020 cm-3 and tox= 2.24 nm. 
 
Fig.2A.19 Simulated and modeled output characteristics for VGS= 0.5, 
1 and 2 V and two Si layer doping concentrations: 1016 cm-3 and 1018 
cm-3; polysilicon doping is Npoly=1020 cm-3 and tox= 2.24 nm. 
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Fig.2A.20 Simulated and modeled output characteristics for VGS= 0.5, 
1 and 2 V and two silicon layer doping concentrations: 1016 cm-3 and 
1018 cm-3; polysilicon doping is Npoly=1021 cm-3. No polysilicon 
depletion effect is observed. 
 
Simulated and calculated capacitance-voltage characteristics 
(Cgs and Cgd) are shown in Fig. 2A.21. As can be seen, this 
model provides a very good agreement at drain bias of 0.05V, 
0.5V and 1V. It is worth to remark that the explicit, continuous 
an analytical character of the model for the capacitance provides 
significant advantages for circuit design.  
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Fig.2A.21 Gate-source and gate-drain capacitances at drain voltages 
equal 0.05V, 0.5V and 1 V: from simulation (symbols) and calculated 
(lines). Si layer doping concentrations equal 1016 cm-3 and a 
polysilicon doping equal to1021 cm-3. 
 
Modeled and simulated transfer characteristics in the linear and 
saturation regions, output characteristics and gate-drain and 
gate-source capacitance-voltage characteristics show an 
excellent agreement between them in the practical range 
analyzed of gate and drain voltages and silicon layer doping 
concentrations, confirming the validity of the proposed model. 
In the following chapters, the capacitance model will be adapted 
to different device geometries with very good results proving 
again its accuracy.                                                    




















Cgs   
Cgd   












UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







2B. Compact model for undoped 
symmetrical Double-Gate SOI 
MOSFETs, including Volume 
Inversion regime characterization 
 
 
In this section 
an analytical, explicit and continuous charge model for 
undoped symmetrical double gate (DG) MOSFETs is developed 
[94]. This charge model allows obtaining analytical expressions 
of all total capacitances. The model is based on a unified charge 
control model derived from Poisson’s equation and is valid from 
below to well above threshold, showing a smooth transition 
between the different regimes. The drain current, charge and 
capacitances are written as continuous explicit functions of the 
applied bias. The model shows an accurate dependence on the 
silicon layer thickness, consistent with two dimensional 
numerical simulations, for both thin and thick silicon films. It 
demonstrates that the transition from volume inversion regime 
to dual gate behaviour is well simulated. Whereas the current 
drive and transconductance are enhanced in volume inversion 
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regime, intrinsic capacitances present higher values as well, 
thus leading to an unclear improvement of the high speed (delay 
time) behaviour of DG MOSFETs under volume inversion 
regime [95]. Finally, SCE (Short Channel Effects) like: velocity 
saturation, channel length modulation and DIBL effects are 
added to this model [96].These are calculated using an 
approximate solution of the 2D Poisson’s equation. 
2B.1. Introduction 
Even if actual devices are doped, the use of undoped Si films for 
DG MOSFET avoids the problems resulting from dopant 
impurity location randomness and improves carrier transport by 
the resulting mobility enhancement. The idea of an undoped 
body is expected to become widespread in the coming years as 
miniaturization advances [97]. Even though quantum corrections 
were ignored, this approach is an interesting formulation that is 
suited for silicon film thicknesses down to 10 nm. For thinner 
films, quantum effects start to play a role [98-100]. 
A few analytical channel current models for undoped DG 
MOSFETs have been presented [33,34,38]. Most of these 
models require iterations to calculate the drain current. The need 
of iterations is a drawback compared to explicit models, since it 
leads to a higher computation time. Even far less work has been 
done on charge and capacitance modeling of these devices. The 
capacitance model recently presented in [68], consistent with the 
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drain current model of [33], is not analytical, since it requires 
numerical integration or integral function tabulation. However, 
analytical charge and capacitance models are much more 
suitable for circuit simulation. 
In this section, based on a previous work, by Sallese et al. [38], 
where a channel current model, written in terms of the charge 
densities at the source and drain ends, was developed, we 
present analytical and explicit charge and capacitance models 
obtained from the unified charge control model derived by [38] 
from the 1D Poisson’s equation in the direction vertical to the 
channel. Unlike the model of [101], no approximations are used 
to derive the charge and capacitance expressions (in terms of the 
mobile charge densities at source and drain ends) from the 
charge control model obtained in [38]. The only approximation 
considered, which is the explicit expression for the mobile 
charge sheet density (Q), is applied after charge and capacitance 
expressions are found [84]. We obtain a complete charge-based 
small-signal model (which includes analytical expressions of the 
transconductance, output conductance and capacitances). The 
charge and capacitance expressions are written in terms of 
explicit and infinitely continuous expressions of the applied 
bias, which are valid and continuous through all operating 
regimes. A very good agreement is observed for all the 
capacitance expressions compared to the 2D device numerical 
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simulations. Another very important advantage of this model is 
the absence of empirical parameters. Therefore, this complete 
small signal model has the potential to be very successfully used 
in circuit simulators for the design of integrated circuits using 
DG MOSFET models. Also, to demonstrate the accuracy of this 
model, we present results for two different silicon film 
thicknesses.  
We have also tested the impact of Volume Inversion regime on 
undoped DG MOSFETs’ capacitances. 
2B.2. Compact Model of a symmetrical  undoped DG 
MOSFET 
 
As in [38] we consider a DG undoped n-channel MOSFET 
ignoring quantum effects and gate poly-Si depletion. We also 
consider a channel long enough in order that the device 
electrostatics is described by the 1D Poisson’s equation in the 
direction vertical to the channel.  
Neglecting the hole density, Poisson’s equation in the silicon is 
given by: 
  
( ) ( )( )22
2 2
( )( ) q x VkT
i
Si





= = ⋅ ⋅             (2B.1)                             
q being the electronic charge, ni the intrinsic carrier 
concentration, εSi the permittivity of silicon, ( )xφ is the 
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electrostatic potential and V the electron quasi-Fermi potential. 
By solving (2B.1) with the appropriate boundary conditions and 
a few approximations which were shown to not significantly 
affect the accuracy of the model, the following implicit unified 
charge control model is obtained [38] (Q represents the mobile 
charge sheet density per unit area): 











qn t CkT kTV kTq q CC
q
CQ kT Q Q




⎜ ⎟ ⎛ ⎞
⎜ ⎟− Δ + − =⎜ ⎟
⎜ ⎟ ⎝ ⎠⎜ ⎟
⎝ ⎠
⎛ ⎞⎛ ⎞ ⎛ ⎞
⎜ ⎟⎜ ⎟ ⎜ ⎟
⎜ ⎟⎜ ⎟ ⎜ ⎟= + + +
⎜ ⎟⎜ ⎟ ⎜ ⎟
⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠⎝ ⎠
           (2B.2)                                      
where Δφ is the work function difference between the gate 
electrode and the intrinsic silicon, CSi is the silicon capacitance 
and Cox is the oxide capacitance. 
 
2B.2.1 Drain Current Model 
The drain current in a DG MOSFET is calculated as [38]: 




WI Q V dV
L
μ
= ∫                          (2B.3) 
where μ is the effective mobility of the electrons, W the width of 
the device and L the channel length. 
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From (2B.2) we obtain: 
  
02 2ox
dQ kT dQ dQdV
C q Q Q Q
⎛ ⎞
= − − +⎜ ⎟+⎝ ⎠
             (2B.4)      




Integrating (2B.3) using (2B.4), between Qs and Qd (Q=Qs at 
source end and Q=Qd at the drain end), we obtain an expression 








DS s d Si
ox s
Q Q Q QW kT kTI Q Q C
L q C q Q Q
μ ⎡ ⎤⎡ ⎤⎛ ⎞− +
= − + +⎢ ⎥⎢ ⎥⎜ ⎟ +⎢ ⎥⎝ ⎠ ⎣ ⎦⎣ ⎦
      (2B.5)                              
Equation (2B.2) does not yield a closed form expression for Q; 
therefore, in [38] Q had to be found iteratively from (2B.2). 
However, in this section we propose an approximate explicit 
expression, which was demonstrated to be a very good solution 
for an equation of the type of (2B.2). In [84] an explicit 
continuous expression for the mobile charge sheet density was 
used. Since for undoped DG MOSFETs the charge control 
model (2B.2) has a similar form as for Surrounding-Gate 
MOSFETs [84] we can use an explicit expression for Q of the 
same type, adapted to DG MOSFETs, that has also been 
explained in section 2A.   
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= Δ − ⋅ ⎜ ⎟
⎝ ⎠
             (2B.9)                                       
In (2B.6), the term ΔVth ensures the correct behaviour of Q 

















           (2B.10)                                       
Therefore Qs and Qd in the IDS expression (2B.5) are analytically 
computed by applying V=0 and V=VDS respectively, in (2B.6)-
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    (2B.14)
dix. 
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The total gate charge is obtained as QG=-QTot-Qox, where Qox is 
the total oxide fixed charge at the oxide/silicon interface. The 




= −                          (2B.15)                            
where i=d,s 
We obtain these capacitances by differentiating QTot according 
to (2B.4). 
Both QTot, Cgd and Cgs are written in terms of the mobile charge 
sheet densities at the source and drain ends.  Using the charge 
explicit formula in [84] for the mobile charge sheet densities at 
source and drain, the expressions of  QTot, Cgd and Cgs become 
explicit.  
Following the Ward’s channel charge partitioning scheme [70], 
and using (2B.4) we obtain analytical expressions for the total 
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= − = − ⋅⎜ ⎟⎛ ⎞⎡ ⎤+⎜ ⎟+ − −⎜ ⎟⎢ ⎥⎜ ⎟⎜ ⎟+⎣ ⎦⎝ ⎠⎝ ⎠
⎛ ⎞⎛ ⎞




S Tot DQ Q Q= −                        (2B.17)                             
(The solution for Eq. (2B.16) is given in Appendix) 
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The non-reciprocal capacitances Cdg and Csg  are obtained as 
[102]: 




              (2B.18)                               
where i=d,s 





= −                        (2B.19)




= −                                      (2B.20) 
By differentiating QD and QS as in [84], analytical expressions 
of all these capacitances are obtained in terms of the mobile 
charge sheet densities at the source and drain ends.  These 
expressions become explicit by using the charge formula in 
(2B.6)-(2B.10) to calculate the mobile charge sheet densities at 
source and drain. Therefore, analytical and explicit expressions 
of all the capacitances have been obtained. 
It has to be remarked that, due to charge conservation, only four 
out of the nine possible capacitances are independent. The other 
five capacitances can be calculated from the four independent 
capacitances using equations derived from the charge 
conservation equation.  
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At VDS=0, the capacitance expressions go to 0/0; to avoid 
numerical instability when the drain voltage is close to 0, we 
could use the asymptotic value of the capacitances [68]. 
In order to compute the limits of the capacitances when VDS=0, 
we use the fact that at VDS=0, the gate-channel capacitance per 
unit area is constant along the channel. Since the quasi-Fermi 
potential at any point of the channel is equal to its value at the 
source end, and the gate charge sheet density is equal to the 
channel charge sheet density, the gate-channel capacitance per 







Therefore, at VDS=0, using (2B.4), the total gate capacitance will 














+ +⎜ ⎟+⎝ ⎠
           (2B.21)                      
The rest of transcapacitance expressions, as VDS tends to 0, can 
be computed from Cgg as in undoped cylindrical Surrounding 
Gate MOSFETs [103] (since the charge control model has the 
same form [69,84]): 
2 2 2 2 6 6gg gd dg gs sg ds sdC C C C C C C= = = = = − = −       (2B.22)                        
The very good agreement proves the correct behaviour of this 
model, for VDS =0. 
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Therefore, when VDS=0 we use the above way for computing the 
capacitances. Near VDS=0, the charge and capacitance equations 
may still create numerical instability problems, for  0<VDS<εC 
(where εC is a very low VDS value which depends on the 
software used). However, we can observe that for very low 
values of VDS the capacitance characteristics depend 
approximately linearly on the drain voltage (Fig.2B.5b, 2B.5c). 
Therefore, to avoid numerical instability, the following linear 
approximation can be used: 
( ) ( ) ( )
0
0





= = +   (2B.23)                                     
For the case when VDS>εC, the capacitances are computed using 
the equations (2B.13)–(2B.20). This modeling ensures the 
continuity of the capacitances at VDS=εC. The continuity of the 
charge expressions Qi near VDS=0 is achieved by using a linear 
approximation for the interval 0<VDS<εQ , where εQ is a very 
low VDS value which depends on the software used and does not 




Q V Q Vi DS Q i DS




⎛ ⎞= − =⎜ ⎟
⎝ ⎠= = +        (2B.24)                                     
For the case when VDS>εQ, the charge expressions are computed 
using the equations (2b.25)–(2b.26), given in Appendix . 
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2B.2.3 Simulation Results  
To validate this model, we have compared our modeled 
capacitance characteristics with 2D numerical simulations using 
DESSIS-ISE [104]. We have assumed a device with channel 
length L=1μm, a device width of W=1 μm, a silicon oxide 
thickness tox=2 nm and two silicon film thickness tSi=20 nm and 
tSi=10 nm . We have considered Qox=0. We have used a constant 
mobility equal to 300 cm2/Vs. Figures 2B.1-2B.5 present the 
results for the case when the silicon film thickness equals 20nm 
and Figures 2B.6-2B.7, for the case when the silicon film 
thickness equals 10nm.  
Fig.2B.1 shows the comparison between the modeled (using our 
explicit expressions) and numerically simulated transfer 
characteristics. As expected, the agreement between them is 
very good. Also the model presents a smooth transition between 
all the operation regimes (linear, saturation and subthreshold) 
without fitting parameters. In Fig.2B.2 we present the 
comparison between the simulated and modeled /m DSg I  (a 
main parameter in analog design), which also proves to be very 
good. Excellent agreement is also observed between the 
modeled and numerically simulated values of Cgd, Cgs , Cdg and 
Csd (Fig 2B.3, 2B.4), as functions of the gate voltage, for 
different values of the drain-source voltage (0V and 1V, 
respectively). In these figures all the capacitances are presented 
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2B.3 Volume Inversion impact on symmetrical 
undoped DG MOSFETs’ capacitances 
 
2B.3.1 Volume-Inversion Effect 
Thanks to the volume inversion (VI) phenomena, one of the 
main features in DG MOSFETs, a 25% electron mobility 
improvement is observed for a range of silicon layers between 5 
and 20 nm [21]. Under VI regime the potential increases at the 
middle of the silicon layer. However, charge-sheet-based models 
(developed for bulk MOSFETs and single-gate SOI MOSFETs) 
cannot properly describe volume inversion, a unique 
characteristic of double-gate (DG) MOSFETs, in the 
subthreshold region [105]. Contrary to bulk MOSFETs, 
depletion charges in DG MOSFETs are often negligible since 
the silicon film is usually undoped (or lightly doped). Thus, in 
this case only the mobile charge term needs to be included in 
Poisson’s equation, and it should be considered along the whole 
Si thickness. Therefore, the exact solutions to Poisson’s and 
current continuity equations based on Gradual Channel 
Approximation (GCA) should be derived without the charge-
sheet approximation [68], thus correctly describing the VI 
phenomena. As explained in section 2B.2, we developed a 
compact DG MOSFET model by considering the carrier charge 
density in the Poisson's equation, without assuming the charge 
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sheet approximation. Therefore, our model can be a very 
promising tool to study the volume inversion effect. 
Several authors have claimed that volume inversion presents a 
significant number of advantages, such as: enhancement of the 
number of minority carriers; increase in carrier mobility and 
velocity due to reduced influence of scattering associated with 
oxide and interface charges and surface roughness. As a 
consequence of the latter, an increase in drain current and 
transconductance, a decrease of low frequency noise, and a great 
reduction in hot-carrier effects have been presented [19]. The 
increase of current and transconductance thanks to the volume 
inversion seems to lead to better high-speed (lower delay time) 
and high-frequency (higher cutoff frequency) characteristics. 
However, a complete evaluation of the high-speed and high-
frequency performance of these devices needs to properly 
consider the effect of the volume inversion on the 
transcapacitances, which so far have not been appropriately 
addressed. 
In this section, we demonstrate the ability of our previously 
presented DG-MOSFET analytical model (see section 2B.2) to 
correctly predict volume-inversion and film thickness effects in 
the transcapacitance characteristics, without the need of iterative 
computations as in [106]. As before, in the previous section, the 
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model is validated by DESSIS two-dimensional (2-D) 
simulations. 
At lower gate bias (below the threshold voltage) the carriers 
spread out across the silicon film thus indicating the presence of 
volume inversion, so the potential and electron concentration at 
the centre and surface of the film are not very different. But, at 
higher gate voltage (VGS), the carriers at the surface screen those 
at the centre, therefore the potential at the centre will not 
increase with any increase in VGS [23]. Therefore, in weak 
inversion the dominant current flows will be at the centre of the 
silicon film and in strong inversion it will shift to the gate oxide 
interface (top and bottom Si channel surfaces). This means that 
the drain current dependence on the Si film thickness (tSi) will be 
stronger in the subthreshold region (as a manifestation of the VI) 
than above threshold where the drain current depends much less 
on tSi. 
An accurate reproduction of the mobility dependence on the film 
thickness (in conditions of volume inversion) is still not very 
clear, and it also depends very much on the process. Although 
certainly the mobility is, in a moderately thin DG MOSFET, 
higher when compared with a single-gate transistor in which the 
conduction only takes place at the gate-interface, a strong 
decrease of the Si film thickness may lead to a further decrease 
of the mobility. As a consequence, researchers are interested in 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







determining an optimum value of the film thickness in terms of 
mobility behavior. According to Shoji et al. [107]-[108] the 
optimum thickness of the silicon layer in DG MOSFETs is 
around 10 nm, from the phonon-limited mobility viewpoint. 
They have shown that in DG MOSFETs, as silicon thickness is 
reduced, phonon-limited mobility increases gradually to a 
maximum around tSi = 10 nm, decreases in the 5-10 nm range to 
values below the value for the case of conventional bulk 
MOSFETs, rises rapidly to another maximum in the vicinity of 
tSi = 3 nm, and finally falls. However, phonon scattering is not 
the only scattering mechanism present in these devices. Very 
thin tSi will result in degraded electron mobility due also to 
severe surface-roughness scattering [109], so the minimum 
value for tSi should be around 5 nm.   
Anyway, we must not forget that in order to achieve volume 
inversion regime, both channels must interact strongly, and this 
only happens in the medium-high transverse electric field range 
when the silicon thickness between the two oxides is thin 
enough (below 20 nm as pointed out by [107] and [110]). 
However, we show in this section that even at a silicon thickness 
of 40 nm we see evidence of VI. For this we make comparisons 
between intrinsic capacitances values in a device with a very 
thick silicon film of 100 nm (where we do not expect VI) and 
for tSi equal to 10 and 40 nm. We do not consider quantum 
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effects, since they can be assumed to be negligible for tSi larger 
than 10 nm. 
2B.3.2 Simulation results 
An undoped device is considered, with channel length L = 1 μm, 
a width of W = 1 μm, a silicon oxide thickness tox = 2 nm. 
We show the continuity of our model in the capacitance 
characteristics from subthreshold to strong inversion and from 
linear to saturation (Figs. 2B.8-2B.9), for different values of tSi. 
In Figs. 2B.8 and 2B.9 we demonstrate that our model captures 
the Si film thickness dependence in the gate-to-source 
capacitance (Cgs) characteristics, which proves its capability to 
accurately model the VI phenomena. The capacitance Cgs 
presents a higher value (thus a higher IDS value) for tSi equal to 
10 and 40 nm than for the case of tSi = 100 nm, in weak 
inversion, for different VDS values. This capacitance increase is 
directly related to an increase of the free carriers controlled by 
both gates under VI regime. It is worth noting that for tSi = 40 
nm there is an increase in the value of normalized Cgs compared 
to the one for tSi = 100 nm, which indicates that efficient VI 
appears even for a thickness of 40 nm. Cgs is presented in a 
normalized form as: 
Cgs = gate-to-source capacitance / (2 Cox W L)      (2B.25)
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=            (2B.26) 
where εox is the absolute permittivity of silicon dioxide and tox 
the gate oxide  thickness.  
In (2B.25), the factor 2 is to take into account the contribution of 
both gates. For the extraction of the capacitance threshold 
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Fig.2B.8 Normalized gate-to-source capacitance, with respect to the 
gate overdrive, for VDS = 0.05 V, (a) for tSi = 10 and 100 nm, and (b) 
for tSi = 40 and 100 nm (symbol ‘o’). Dashed line: DESSIS-ISE 
simulations, Solid line: our analytical model. 
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Fig.2B.9 Normalized gate-to-source capacitance, with respect to the 
gate overdrive, for VDS = 1 V, (a) for tSi = 10 and 100 nm, and (b) for 
tSi = 40 and 100 nm (symbol ‘o’). Dashed line: DESSIS-ISE 
simulations, Solid line: our analytical model. 
We have not considered the dependence of the mobility with the 
Si film thickness. For simplicity, a constant mobility value has 
been used in the DESSIS-ISE simulations and in our analytical 
model. A constant mobility model certainly does not take into 
account the fact that the mobility should be higher at the centre 
of the film than at the interfaces (which is the main advantage of 
the volume inversion in the transconductance characteristics), 
but actually in DESSIS-ISE, as in many simulators, it is not very 
clear how to determine the mobility model that has the most 
correct dependence of the film thickness, and even adjustable 
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parameters are used in the available mobility model. This is not 
so important, since we focus on capacitance modelling, and the 
mobility has a very minor effect. Therefore, for this study, a 
proper electrostatic model of the VI effect, with the correct film 
thickness dependence, is sufficient. 
It has to be mentioned that in order to extend the model from 
section 2B.2 to high values of tSi we had to change the ∆VT 

















                      (2B.27)            
This factor is only used to adjust the transition between 
subthreshold and strong inversion so it does not affect the model 
performance in the other regimes. The constant A is equal to 10 
C/m. The same ∆VT function is considered for all tSi values. As 
in [94], we find a constant parasitic fringing capacitance that has 
to be added to the expression of the intrinsic capacitance Cgs, for 
tSi equals 10, 40 and 100 nm, of 5⋅10-16 F, 5⋅10-16 F and 6⋅10-16 F, 
respectively.  In Figs. 2B.10 and 2B.11, we present, for a clearer 
view, the normalized difference ∆ Cgs = Cgs (tSi = 100 nm) - Cgs 
(tSi = 10 nm) and ∆ Cgs = Cgs (tSi = 100 nm) - Cgs (tSi = 40 nm). 
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Those graphs demonstrate the continuity of the model between 
the volume inversion and dual-gate regime. In weak inversion 
close to the threshold voltage, we can see an important value for 
∆ Cgs due to a strong increase of Cgs for tSi = 10 nm compared to 
the capacitance value in the case of tSi = 40 nm. It is directly 
related to the enhancement of the minority carriers’ number 
under volume inversion regime. However, in strong inversion 
the two capacitances will have almost the same value since the 
volume inversion is not efficient anymore. In strong inversion, 
we observe an important difference between the model and the 
simulations but because the capacitances in that regime are high, 
the relative error will be small. 
 
Fig.2B.10  Normalized ∆ Cgs with respect to the gate overdrive, for 
VDS = 1 V, ∆ Cgs = Cgs (tSi = 100 nm) - Cgs (tSi = 10 nm). (a) Solid line: 
our analytical model and (b) Dashed line: DESSIS-ISE simulations. 
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Fig.2B.11 Normalized ∆ Cgs with respect to the gate overdrive, for VDS 
= 1 V, ∆ Cgs = Cgs (tSi = 100 nm) - Cgs (tSi = 40 nm). (a) Solid line: our 
analytical model and (b) Dashed line: DESSIS-ISE simulations. 
 
One of the important factor of merits in the digital field is the 
delay time equal to [24]: 
CGG.VDD/IDS                       (2B.28)            
Where CGG is the total gate capacitance, VDD the supply-voltage 
(VDD = VGS for the on-state). In weak inversion for tSi = 10 and 
40 nm CGG is higher than for tSi = 100 nm as illustrated in Fig. 
2B.10 and 2B.11. Thus, in VI regime, besides the drain current 
(IDS) related to the higher carrier mobility at the centre of the 
channel, we also see a gate capacitance increase. Therefore, the 
delay time for tSi = 10 or 40 nm may not be better than the one 
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for tSi = 100 nm. Furthermore, if we dramatically decrease the 
silicon film thickness the mobility (and therefore the drain 
current) may decrease due to higher surface roughness 
scattering, and this would lead to a further increase of the delay 
time. 
 In conclusion, because of the increase of the intrinsic 
capacitance, the volume inversion regime in thin film DG 
MOSFETs may not bring any improvement for the delay time 
with respect to a transistor with a thicker silicon film in which 
volume inversion does not take place, and a further reduction of 
the Si film thickness seems to clearly increase the delay time. 
Therefore, the advantages of reducing the Si film thickness for 
high-speed and high-frequency operation are not clear. 
However, the reduction of the Si film thickness in conditions of 
volume inversion reduces short channel effects permitting the 
downscaling of the device’s channel length. The developed 
model simulates the volume inversion and Si film dependence 
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2B.4. Short Channel Effects in symmetrical 
undoped DG  MOSFETs 
 
2B.4.1. Model 
In this subsection we extend our long-channel DG undoped 
model to short-channel devices. As in [38] and [94] we consider 
a DG undoped MOSFET ignoring quantum effects and 
polydepletion. As a starting point we consider the explicit long 
channel drain current model, which is described in section 2B.2 
(based on the charge control model presented in 2A.2). It will be 
the backbone of this model, to which we will add various short 
channel effects. This short-channel DG MOSFET model could 
be later extended by including quantum effects.  
  











GCA region Saturation region
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







2B.4.1.1. Velocity saturation 
 
One of the most used expressions for the saturation potential for 













                                (2B.29)                                       
μeff being the effective mobility, vsat the saturation velocity, and 
Vt the threshold voltage. To extend the validity of this relation to 
weak inversion, we replaced VGS-Vt by Qs/(2Cox) [111], which is 
a term that tends to VGS-Vt in strong inversion and to 0 in low 



















         (2B.30)
              
However, with this equation, Vsat tends to 0 in weak inversion, 
whereas the theoretical value is 2kT/q. To correct this, we 
propose to replace Qs in (2B.30) with Qs’ so that we have:  
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 
























                              (2B.31)                             








                                                  
This way, Qs' tends to Qs in strong inversion, and to a value that 
gives the correct Vsat in weak inversion. 
The usual approximated relation for the mobility dependence 
















                      (2B.32) 
where ∆L is the length of the saturation region. However, the 
































μ          (2B.33)
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with nm=2. In fact, Eq. (2B.32) is a usual approximation of Eq. 
(2B.33). 
If we replace the above expression in the equation of the drain 

























































μ      (2B.34)    
In this way, IDS is expressed in terms of μeff. Velocity saturation 
is taken into account in Le, which can be considered as an 
effective gate length due to the effect of velocity saturation 
[112]: 


























        (2B.35)                    
      
We found necessary to use the exact relation for longitudinal 
field dependence of the mobility, as the approximated relation 
was fairly inaccurate in reproducing the ATLAS drain current 
simulations. 
For the model to be continuous during the transition to 
saturation regime, we need to introduce an effective drain 
voltage, that is equal to VDS in the linear regime and that 
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becomes continuously and progressively equal to Vsat in the 
saturation regime. A possible expression is [113]: 
 
( )










+ −⎢ ⎥⎜ ⎟
⎝ ⎠⎣ ⎦= −
⎡ ⎤+⎣ ⎦
        (2B.36)                       
 
where A is a fitting parameter which defines the abruptness of 
the transition VDS to Vsat. A value of A=6 worked well in this 
case. 
 
2B.4.1.2. Series resistances 
For a not too high series resistance, Rs, its effect can be modeled 
to the first order, as a corrective term in the mobility expression: 
 
( ) ( )( ) 1110 −−− += Rseffeff μμμ           (2B.37)
              
Where µeff and µeff0 are respectively the effective mobility with 
and without series resistance, and 
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μ          (2B.38)            
where µ0,  θ1 and θ2 are respectively the low field mobility, and 
mobility attenuation coefficients of the first and second order, 
which can be viewed as fitting parameter [114]. The physical 
interpretation of this mobility attenuation is still under debate 
[115, 116 and 117] and could find its origin in an enhanced 
remote coulomb scattering due to charge in the poly-gate [115] 
or in a significant role of remote interface plasmon–phonon 
scattering mechanism [117]. 
2B.4.1.3. Channel length modulation 
In order to model the channel length modulation, we need to 
solve the Poisson equation in the saturation region. It can be 
written, considering a symmetric undoped double gate nMOS, 













         (2B.39)
                         
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







where ne is the mobile electron charge concentration. We use the 
following boundary conditions: 
The electric field cancels at the middle of the Si film, y=tsi/2. 

















φs=φ(y=0) is the potential in Si at the interface and Δφ is the 
work function difference between the gate electrode and the 
intrinsic silicon. 
Like in other works, we chose a power law as an approximation 
for the potential profile along axis y [118-120]. This gives 
simpler solutions to Poisson equation. However, unlike those 
works, we are not in threshold conditions here so we chose not 
to use a parabolic profile, but to consider the exponent as a 
parameter n whose value will be discussed in the next section. 
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( ) ( ) ( ) nyxcyxbayx ++=,φ           (2B.40)
              
The parameters a, b and c are evaluated by applying the 







nox S GS FB ox S GS FB
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si ox si ox si
V V V Vx y y y
t n t t
ε φ ε φφ φ
ε ε
−
⎛ ⎞− + − +
= + − ⎜ ⎟⋅ ⎝ ⎠
    (2B.41)            
for 2sity ≤  




nox S GS ox S GS
S si si
si ox si ox si
V Vx y t y t y
t n t t
ε φ ϕ ε φ ϕφ φ
ε ε
−
⎛ ⎞− + Δ − + Δ
= + − − −⎜ ⎟⋅ ⎝ ⎠
 
for 2sity >  
 
One should note that in (2B.40), if n=1 we have a flat profile, 
while n=2 gives a parabolic profile. 














∂∫         (2B.42)
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where Qm is the mobile charge in the saturated region integrated 
over the silicon thickness, which is negative for a nMOS. 










∂ − + Δ
= − +
∂
         (2B.43)        
where 






























 λ is a characteristic length that depends only on the device 
structure and the chosen potential profile. λ can be rewritten in 
terms of r=Cox/4Csi , which is a structural parameter more 
relevant of the physical behavior of the device, Cox and Csi being 
respectively the gate dielectric and the silicon film capacitance. 
If we consider that Qm is constant along the channel, then we 









                                 (2B.45)
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ϕ φ ϕ= − + Δ − .  
(2B.45) is solved with the following boundary conditions, 
considering the origin of the x axis at the drain (see Fig. 2B.12): 
 









ΔL, vsat, Vsat and μ being respectively the length of the saturation 
region, the saturation velocity, the saturation voltage and the 
effective mobility. φb is the surface potential at the source and at 
threshold condition, such that Δϕ+φb=Vt .  
Here, f=2 as we are considering nMOSFETs. f=1 for a pMOS. 
This gives the following solution for ϕ: 
( ) cosh sinhsatsat
f vL x L xxϕ ϕ λ
λ μ λ
Δ + Δ +⎛ ⎞ ⎛ ⎞= +⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠
        (2B.46)       
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        (2B.47)
              
With 
2 4 2
m s m m
sat deff GS t deff
ox ox ox
Q Q Q QV V V V
C C C
ϕ += − + − ≈ + −  
2 4 2
m s m m
d DS GS t DS
ox ox ox
Q Q Q QV V V V
C C C
ϕ += − + − ≈ + −  
 
These expressions are equivalent to what has been obtained for 
bulk MOSFETs, differing only by the expressions for the 
parameters ϕd, ϕsat and λ [121]. Here Qm = -Q(VGS, Vdeff), as 
given by equations (2B.6) and (2B.36), and Qs = -Q(VGS,0).It is 
possible to obtain an expression similar to (2B.47) for the 
potential in the middle of the Si film. However with this 
approach, it is necessary to know an expression of the saturation 
potential in the middle of the film, which is less convenient 
since the well-known equation (2B.30) that we used here is for 
the surface potential. 
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2B.4.1.4. Early Voltage 
The Early voltage is an important parameter as it is related to the 
gain of the device. We can easily obtain an analytic expression 






IV E L L V
g f v
μ⎛ ⎞
= = − ⋅ − Δ +⎜ ⎟
⎝ ⎠
        (2B.48)  
           
Eld being the longitudinal electric field at the drain, that we can 
derive from (2B.46): 
 
sinh coshsat satld
f vL LE ϕ
λ λ μ λ
Δ Δ⎛ ⎞ ⎛ ⎞= − −⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠
        (2B.49) 
This relation for VE has been obtained using the usual 
approximated relation for the mobility dependence with the 
longitudinal electric field, that is to say, eq (2B.32). 
However, the results have been found to be far better with the 
non-approximated relation eq (2B.33). 
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= −                        (2B.50) 
where Le is given by (2B.35), 
e
DS DS e
dL d L L L
dV dV L
Δ − Δ












− + ⎜ ⎟
⎝ ⎠
 
Le is an effective gate length due to the effect of velocity 
saturation [112]. We checked that these relations for VE are 
equivalent to the evaluation of the quantity IDS/gd from the IDS-
VDS curves simulated with the same assumptions. 
 
2B.4.1.5. DIBL effect 
The DIBL effect can be modeled by solving the Poisson 
equation in the same way as for the channel length modulation. 
As the DIBL takes place in weak inversion, and therefore 
concerns mainly a conduction in the depth of the silicon film, it 
is more rigorous here to consider the potential at the center φc, 
located at y=tsi/2, similarly to what has been done in [120]. 
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However, we have to say that we observed nearly no differences 
by calculating the DIBL from the surface potential. φc is 
obtained from (2B.41), as a function of φs. We then have to 
replace φs in (2B.43). We finally obtained the same equation as 
(2B.45) but the boundaries conditions and the variable ϕ are 
different: 
 
( ) ( ) dbideffc VVx ϕφϕϕ =+=== 0  
and  
( ) ( ) sbic VLx ϕφϕϕ =+==−= 0  at the source. 
Vbi being the source and drain junction built-in voltage. As we 
will see below, we assume here that Vsat at the center of the 
silicon film is approximately the same as the one at the surface. 
The variable ϕ is this time equal to  
( )( )1 11 1 2
2 2
ox





⎛ ⎞⎛ ⎞= − + Δ − + − +⎜ ⎟⎜ ⎟
⎝ ⎠⎝ ⎠
 
Qs and Qd being the mobile charge at the source and drain, 
respectively. We chose here to approximate the mobile charge to 
the average charge in the channel, because we need a constant 
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charge for the integration of (2B.45) along the channel. Then we 





































)(          (2B.51) 
where λDIBL is the characteristic length for the DIBL, that is to 
say (2B.44) with n=2, which correspond to the potential profile 
usually taken in weak inversion. 












ds                      (2B.52)    
This quantity, equal to 0 for long channel devices [119], can be 
considered as the barrier potential drop due to the DIBL effect 
and must not be confounded with the surface potential which is 
taken into account in the Vt parameter in the CLM section. It is 
then introduced into the calculation of the charge Q in (2B.6)-
(2B.10) by replacing VGS with VGS+φmin, for example. 
However, the previous analysis fails in strong inversion, where 
φmin appeared to be too large. To ensure that φmin tends to zero 
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well in strong inversion [122] and to have the correct behaviour 
for the reduction of DIBL above threshold, we multiplied the 
barrier lowering φmin by a fitting parameter FDIBL whose value 
change progressively from 1 to 0 when going from weak to 
























exp          (2B.53)  
The transition begins when Qch = (Qs+Qd)/2 is superior to 
2Coxβ, which corresponds approximately to the threshold 
voltage, and can be adjusted with the parameters nDIBL and 
σDIBL. nDIBL defines the abruptness, while σDIBL defines the 
threshold of the transition.  
 
2B.4.2.Simulation Results  
Usually, around the threshold voltage, the value of the n 
parameter is taken as 2 in the gradual channel approximation 
(GCA) region, i.e. a parabolic potential profile. However this is 
not true in this case in the saturation region. In fact, ATLAS 
simulations give a somewhat parabolic profile in the GCA 
region that becomes flat near the boundary between the 
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saturated region and the GCA region. This flat potential profile 
corresponds to n=1. In the saturated region, ATLAS gives a 
potential profile that presents a very small curvature that can be 
fitted with an n value slightly inferior to 1,  that depends on the 
device geometry.  
Therefore, it is important to note that in this model, we consider 
two different constant values of n for the GCA and saturated 
region, respectively. For the evaluation of the channel length 
modulation, we assume that n=1 in the saturated region is a 
good approximation for the devices considered here. 
Furthermore, we observed that the value of n has little influence 
on the channel length modulation. However, for the DIBL 
calculation, i.e in the expressions of φs, φd and λDIBL, the value 
of n is taken as 2, because DIBL mainly occurs in weak 
inversion. Anyway, a model for an undoped transistor can be 
applied to a lightly doped one by adjusting the value of the flat 
band voltage [123]. 
Parameter FDIBL acts as a fitting parameter for moderate 
inversion and cancels the DIBL in strong inversion. The 
dependence on VGS and VDS is included in the channel mobile 
charge Qch. The dependence on L, however is not taken into 
account, but it can be neglected if short channel effects are not 
too strong. The optimal values for σDIBL and nDIBL were found to 
be between 1 and 10, and 1, respectively. 
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The model is for undoped devices, but a channel doping of 
1015cm-3 was used for the simulations. The simulated device is 
represented in Fig 2B.12. The doping of the source and drain 
region is 6x1020cm-3. The gate and source workfunctions are 
4.73 and 4.1eV, respectively. 
Fig. 2B.13 and Fig. 2B.14 represent the length of the saturation 
region, as given by the model. The effective mobility 
dependence on VGS and on dopant concentration has been 
extracted from ATLAS simulations with the same parameters. 
The overall qualitative behavior of the model seems to be good 
as the length of the saturated region  ΔL increases with VDS and 
decreases with VGS, as we can see in Fig. 2B.13, but we noticed 
that the VGS dependence of ΔL is mainly driven by the VGS 
dependence of the mobility. In Fig. 2B.13, we can also note that 
ΔL was found to be approximately half of the channel length at 
an operated voltage of 1V for L=50nm, tsi=30nm and tox=2nm. 
This indicates that the length of the saturated region will become 
an even more important parameter for deeply scaled MOSFETs. 
In Fig. 2B.13 we can note that ΔL can be reduced using a 
thinner silicon film, by approximately the same amount on both 
gate lengths. ΔL is also found reduced for thinner gate oxides 
(see Fig. 2B.14). Finally, the dependence on the channel length 
was found to be weak. 
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Concerning the calculation of the DIBL, the exact value of Vbi is 
difficult to determine in a double gate MOSFET because the 
silicon film is floating. Therefore, Vbi was taken as a fitting 
parameter for the DIBL, and was found close to 0V. In Fig. 
2B.15, we present a fitting of the IDS-VDS and IDS-VGS curves 
given by ATLAS simulations. In order to reduce the number of 
fitting parameters and facilitate the comparison with ATLAS, 
we chose a constant mobility with VGS in the simulations of Fig. 
2B.15, but we used in the model the mobility extracted from 
ATLAS curves. We can see that the overall agreement for the 
current is very good, especially for the DIBL, which gave the 
correct qualitative and quantitative behavior below the 
threshold, without the use of any fitting parameters. The correct 
quantitative behavior was obtained with the right Vbi.= 0.57V. 
Concerning the dynamic conductance gd, the agreement between 
ATLAS and the model is reasonably good below 1.5V in Fig. 
2B.15c. Beyond 1.5V, the model overestimates the slope of gd, 
but nanoscale DG MOSFETs are not supposed to work in the 
high VGS regime. This is due to the fact that the model seems to 
underestimate slightly the channel length modulation when short 
channel effects are very strong. The short channel model is 
further verified in Fig 2B.16, which shows excellent agreement 
with ATLAS when the channel length is varied, illustrating the 
accuracy of the DIBL modeling.  
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Fig.2B.13a Plots of ∆L(VDS) for two different values of the silicon 
thickness tsi, with VGS-Vt=0.25 and 0.5V. a) for L = 50nm, b) for L = 
120nm. 
 
Fig. 2B.13b: Plots of ∆L(VDS) for two different values of the silicon 
thickness tsi, with VGS-Vt=0.25 and 0.5V. a) for L = 50nm, b) for L = 
120nm. 
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Fig.2B.14 Plots of ∆L(VDS) for two different values of the gate oxide 
thickness tox, with VGS-Vt=0.25 and  0.5V 
 
 
Fig.2B.15a Comparison of the model with Silvaco simulations, for a 
DGMOS with tox=2nm, tsi=15nm and L=50nm. 
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Fig. 2B.15b: Comparison of the model with Silvaco simulations, for a 
DGMOS with tox=2nm, tsi=15nm and L=50nm. 
 
Fig. 2B.15c: Comparison of the model with Silvaco simulations, for a 
DG-MOSFET with tox=2nm, tsi=15nm and L=50nm. 
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Fig.2B.16 DIBL defined in weak inversion as the VGS offset between 
IDS@VDS=1V and IDS@VDS=50mV, as given by the model (lines) and 
ATLAS simulations (symbols). tsi=15nm, tox=2nm. 
 
One of the main advantages of this model is that the short 
channel effects have been added in a "piecewise" manner to the 
long channel model, thus allowing easy future improvement and 
customization of each of its parts. As a result, it could, as well, 
be used as an improvement to other long channel models of 
other multiple-gate MOS structures. 
This DC model can also be the basis to incorporate short-
channel effects to the charge and capacitance model developed 
for DG MOSFETs. 
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2C. Compact model for undoped 
Ultra-Thin-Body (UTB) SOI 
MOSETs 
 
In this section 
an analytic, explicit and continuous charge model for a 
long-channel UTB (Ultra-Thin-Body) SOI (Silicon-on-Insulator) 
MOSFET is presented. From this charge model analytical 
expressions of the total capacitances are obtained. Our model is 
valid from below to well above threshold, without suffering from 
discontinuities between the regimes. It is based on a unified-
charge-control-model derived from Poisson’s equation. The 
drain current, charge and capacitances expressions result in 
continuous explicit functions of the applied bias. The calculated 
capacitance characteristics are validated by 2-D numerical 
simulations showing a very good agreement for different silicon 
film thicknesse. [124.] 
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As the traditional CMOS is fast approaching the limit of the 
bulk technology scaling, non-classical CMOS devices such as 
ultra-thin body silicon-on-insulator (UTB SOI), double-gate 
devices and surrounding-gate (SRG) structure provide a path to 
scale CMOS to the end of the Roadmap using new transistor 
structural designs and new materials [25]. The advantage of 
UTB design is that in contrast to other emerging device 
concepts, UTB SOI technology combines a planar transistor 
configuration with a superior sub-threshold slope resulting from 
a thin Si film thickness of 5–40 nm [125]. However, quantum-
mechanical effects become remarkable below the critical 
thickness of the Si film (which is equal to 10nm [99]) and raise 
the threshold voltage with decreasing the Si thickness. So, when 
using a Si film thinner than 10 nm the quantum effects should be 
taken into consideration in modeling the behavior of the device. 
In order to benchmark the circuit performance and optimize the 
layout of UTB SOI devices, there is a strong demand for a 
physics-based compact model that can be implemented into the 
existing circuit simulators. In this section, based on a previous 
work done by A.S. Roy et.al [126] where a channel current 
model, written in terms of the charge densities at the source and 
drain ends, was developed for an asymmetric undoped DG  
MOSFET, we present an analytical charge and capacitance 
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model obtained from a unified charge control model derived in 
[126] from the 1-D Poisson equation in the direction 
perpendicular to the channel, for the case when one interface is 
in weak inversion, which actually corresponds to the practical 
regime of operation of UTB SOI MOSFET. This case will be 
simulated by a DG MOSFET, having a grounded back-gate 
voltage (VGB) and a variable front-gate voltage. This functioning 
is identical with the one of an UTB SOI MOSFET. 
In this section, we have assumed, as in [126] that both oxides 
have the same thickness, although an extension to the case for 
two different oxide thicknesses can be done by solving 
iteratively the charge control model obtained in this case.  
Also, we use a Si film thicker than 10 nm, so it is safe to assume 
that quantum mechanical effects are not important for our 
device. 
The charge and capacitance expressions are written in terms of 
explicit and infinitely continuous expressions of the applied 
bias. It is shown that this analytic model covers very well all 
regimes of MOSFET operations: from linear to saturation and 
from sub-threshold to strong inversion without the need of 
empirical parameters. The capacitance characteristics have been 
validated by 2-D numerical simulations (with DESSIS-ISE). In 
addition, to demonstrate the accuracy of this model, results for 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 






two different silicon film thicknesses are presented. Due to all 
these advantages, this model has the potential to be very 
successfully used in circuit simulators for the design of 
integrated circuits using long-channel UTB SOI models. 
2C.2 Model 
 
Fig.2C.1 Schematic of the asymmetric DG MOSFET used in this 
section 
As in the study of [126], we consider the case of an undoped 
channel, with N-type source and drain contacts and ignoring 
holes in the charge neutrality equation, the electrostatics can be 
described by Poisson equation, in the direction vertical to the 










=                                                                (2C.1)                                    
q being the electronic charge, ni the intrinsic carrier 
concentration, εSi the permittivity of silicon and Φ  the potential. 
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Assuming the front and back oxide thicknesses are the same, by 
solving (2C.1) with the appropriate boundary conditions, for the 
case when one interface is in weak inversion the following 
implicit unified charge control model is obtained [126] (Q 
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=  VFB1 is the work 
function difference between the front gate electrode and the 
intrinsic silicon, VFB2 is the work function difference between 
the back gate electrode and the intrinsic silicon. (we consider 
VFB1= VFB2 ), V is the electron quasi-Fermi potential ;
















[126]. LD2 is in fact equal to 
2
DiL  and LDi represents the intrinsic 
Debye length. 
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2C.2.1. Explicit Drain-Current Model  
 





WI Q V dV
L
μ
= ∫                                                      (2C.3)                                  
where μ is the effective mobility of the electrons, W is the width 
of the device and L is the channel length. 




dQ kT dQ dQdV
C q Q Q Qα
⎛ ⎞
= − − +⎜ ⎟+ +⎝ ⎠
                         (2C.4)                              
Integrating (2C.3) using (2C.4) between Qs and Qd (Q=Qs at 
source end and Q= Qd ), we obtain an expression of IDS in terms 











Q Q Q QW kT kTI Q Q Q
L q C q Q Q
μ
α
⎡ ⎤⎡ ⎤− +
= − + −⎢ ⎥⎢ ⎥+ +⎢ ⎥⎣ ⎦⎣ ⎦
   (2C.5)                   
In order to compute the charge densities from an explicit 
expression of the applied bias, since equation (2C.2) does not 
yield a closed form expression for Q, we propose an 
approximate explicit expression, which was demonstrated to be 
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a very good solution for an equation of the type of (2C.2). [94], 
[84]. This expression, (2C.6), is similar to the expression used 
for the double-gate MOSFETs in [94] and for surrounding gate 
MOSFETs in [84] and where the charge control model results to 
have a similar form as for undoped UTB SOI MOSFET from 
equation (2C.2). This expression tends to the desired limits 
below and above threshold (see [84] for details). So, we can use 






2 2(1 ) 4 log 1 exp
2
ox ox GS T T
ox
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                       (2C.7)   













⎛ ⎞⎡ ⎤⎛ ⎞ ⎡ ⎤− −⎜ ⎟= + − + + +⎜ ⎟ ⎢ ⎥⎢ ⎥⎜ ⎟⎣ ⎦⎝ ⎠ ⎣ ⎦⎝ ⎠
(2C.8) 
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                     (2C.9)      
In (2C.6), the term ΔVT ensures the correct behaviour of Q 















                       (2C.10)   
Therefore Qs and Qd in the IDS expression (2C.5) are analytically 
computed by applying V=0 and V=VDS respectively, in (2C.6)-
(2C.10). 
 
                                          (a) 
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Fig.2C.2 Transfer characteristics, for VDS=0.05V (a) and for VDS=1V 
(b) in linear scale for tSi=31nm (Fig.2C.2.a). Transfer characteristics, 
for VDS=0.05V (a) and for VDS=1V (b) in logarithmic scale for 
tSi=31nm (Fig.2C.2.b). Solid line: analytical model; Symbol line: 
DESSI-ISE simulation 
2C.2.2. Charge and Capacitance Model 
The total channel charge is obtained by integrating the mobile 
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Q kT QQ W Q dQ




= − + +⎜ ⎟⎜ ⎟⎜ ⎟+ +⎝ ⎠⎝ ⎠
∫       (2C.12)
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The resulting expression of QTot is given in the Appendix. 
The total gate charge is obtained as QG=-QTot-Qox, where Qox is 
the total oxide fixed charge at the oxide/silicon interface. The 











                                              (2C.13)                                 
The total back gate charge is calculated as: 
B G FQ Q Q= −                                                                            (2C.14)                             
Following the Ward’s channel charge partitioning scheme [70], 
and using (2C.4) we obtain analytical expressions for the total 
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∫ ∫  (2C.15)
                                               (2C.16)
      
(The solution for Eq.(2C.16)  is given in Appendix) 
 
DTotS QQQ −=
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The non-reciprocal intrinsic capacitances are obtained by 
differentiating the total charge expressions with respect to the 




dQC χ=                                     (2C.17)            
where i,j=g (front gate),b (back gate),d,s and 1=ijχ if ji =  and 
1−=ijχ if ji ≠ . 
 By differentiating the total charge expressions as in [94], 
analytical expressions of all these capacitances are obtained in 
terms of the mobile charge sheet densities at the source and 
drain ends.  These expressions become explicit by using the 
charge formula in (2C.6)-(2C.10) to calculate the mobile charge 
sheet densities at source and drain. Therefore, analytical and 
explicit expressions of all front gate capacitances have been 
obtained. 
 It has to be remarked that, due to charge conservation, only 
nine out of the sixteen possible capacitances are independent. 
The other seven capacitances can be calculated from the nine 
independent capacitances using equations derived from the 
charge conservation equation. 
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Fig.2C.3 Normalized gate-to-drain capacitance (a, b) and gate-to-
source capacitance (c, d) with respect to the gate voltage, for 
VDS=0.05V (b,c) and  VDS=1V (a,d); tsi=31nm. Solid line: analytical 









Fig.2C.4 Normalized drain-to-gate capacitance (a, c) and source-to-
gate capacitance (b, d) with respect to the gate voltage, for VDS=1V 
(a, b) and VDS=0.05V (c, d); tsi=31nm Solid line: analytical model; 
Symbol line: DESSIS-ISE simulation 
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Fig.2C.5 Normalized source-to-drain capacitance (a, b) and drain-to-
source capacitance (c, d) with respect to the gate voltage, for VDS=1V 
(a, d) and VDS=0.05V (b, c); tsi=31nm. Solid line: analytical model; 
Symbol line: DESSIS-ISE simulations 
 
2C.3. Simulation Results  
To validate this model, we have compared the modeled 
capacitance characteristics with 2D numerical simulations using 
DESSIS-ISE [104]. We have simulated a DG MOSFET, having 
a grounded back-gate voltage (VGB) and a variable front-gate 
voltage (VGS). We have assumed a device with channel length 
L=1μm, a device width of W=1 μm, a silicon oxide thickness 
tox=2 nm (the same for top and back gate) and two silicon film 
thickness tSi=31 nm and tSi=20nm. 
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Figures 2C.2-2C.5 present the results for the case when the 
silicon film thickness equals 31nm and Figures 2C.6-2C.8, for 
the case when the silicon film thickness equals 20nm.  Fig. 2C.2 
shows the comparison between the modeled (using the explicit 
expressions) and numerically simulated transfer characteristics. 
As expected, the agreement between them is very good. Also the 
model shows a smooth transition between all the operation 
regimes (linear, saturation and subthreshold) without fitting 
parameters. An excellent agreement is also observed between 
the modeled and numerically simulated values of Cgd, Cgs ,Cdg, 
Csg, Cds and Csd (Fig 2C.3-2C.5), as functions of the gate 
voltage, for different values of the drain-source voltage (0.05V 
and 1V). In these figures all the capacitances are presented in 
the normalized form, as C/WCoxL, where C represents the 
capacitances Cgd, Cgs ,Cdg, Csg, Cds and Csd.  
Also, an excellent agreement is observed for the capacitances 
Cgd, Cgs ,Cdg, Csg,Cds and Csd, for all VDS biases, when taking into 
consideration tSi=20nm. (Fig. 2C.6-2C.8).  
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 Fig.2C.6 Normalized gate-to-drain capacitance (a, b) and gate-to-
source capacitance (c, d) with respect to the gate voltage, for 
VDS=0.05V (b,c) and  VDS=1V (a,d); tsi=20nm. Solid line: analytical 
model; Symbol line: DESSIS-ISE simulation
 
 Fig.2C.7 Normalized drain-to-gate capacitance (a, c) and source-to-
gate capacitance (b, d) with respect to the gate voltage, for VDS=1V(a, 
b) and VDS=0.05V (c, d); tsi=20nm. Solid line: analytical model; 
Symbol line: DESSIS-ISE simulation  
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Fig.2C.8 Normalized source-to-drain capacitance (a, b) and drain-to-
source capacitance (c, d) with respect to the gate voltage, for VDS=1V 
(a, d) and VDS=0.05V (b, c); tsi=20nm. Solid line: analytical model; 
Symbol line: DESSIS-ISE simulations 
 
In conclusion the modeled capacitances show excellent 
agreement with the 2D numerical simulations, in all operating 
regimes, for all VDS biases and for different silicon film 
thicknesses, proving the accuracy of this model. Therefore, the 
model is very promising for being used in circuit simulators. 
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2D. Compact model for undoped 
cylindrical   Surrounding-Gate 
MOSFETs 
 
In this section 
an analytical and continuous charge model for 
cylindrical undoped surrounding gate (SGT) MOSFETs is 
developed, from which analytical expressions of all total 
capacitances are obtained [69]. The model is based on a unified 
charge control model derived from Poisson’s equation. The 
drain current, charge and capacitances are written as 
continuous explicit functions of the applied voltages. To validate 
the model, we have compared the capacitance modeled 
characteristics with 3D numerical simulations using the 
DESSIS-ISE simulator. Also, the drain current model has been 
introduced in AGILENT ADS (Advanced Design System) circuit 
simulator with very good results. 
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The surrounding gate (SGT) MOSFET is one of the most 
promising candidates for the downscaling of CMOS technology 
toward the nanometre channel length range, since the 
surrounding gate architecture allows an excellent control of the 
channel charge in the silicon film, reducing short channel effects 
[35,127-130]. Due to the better electrostatic control, short-
channel effects are even smaller in SGT MOSFETs than in DG 
MOSFET [129,130]. 
Compact models for SGT MOSFETs, adequate for circuit 
simulators, are necessary for the future use of these devices in 
integrated circuits. Circuit design requires a complete small-
signal model, which consists of analytical expressions of the 
transconductance and conductance (derived from a drain current 
expression) and also of the total capacitances. 
In a previous work [84], a channel current model, written in 
terms of the charge densities at the source and drain ends, was 
developed from a unified charge control model derived from the 
solution of the 1D Poisson’s equation. In this section, we present 
the development of analytical charge and capacitance models 
obtained from the unified charge control model. This results in a 
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As in [35,84] we consider a SGT MOSFET in which the 
electrostatic control by the surrounding gate is good enough to 
neglect the short-channel effects associated to 2D effects 
(gradual channel approximation). Therefore, the electrostatic 
behaviour of the device is described by the 1D Poisson’s 
equation in the radial direction. 
In an undoped (lightly doped) cylindrical n-type SGT-MOSFET 
(Fig.2D.1) Poisson’s equation takes the following form: 
   
( )2
2
1 q VkTd d kT e
dr r dr q
φφ φ δ
−
+ = ⋅              (2D.1)
                           
where Sii kTnq εδ /2= , q being the electronic charge, ni the 
intrinsic carrier concentration, εSi the permittivity of silicon, 
( )rφ the electrostatic potential and V the electron quasi-Fermi 
potential. It has been assumed that the hole density is negligible 
compared with the electron density [35, 84]. 
By solving (2D.1) with the appropriate boundary conditions, the 
following unified charge control model is obtained [84] (Q 
represents the mobile charge sheet density per unit area): 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 










8( ) log log logGS
ox
Q QkT Q kT Q kTV V
q R C q Q q Q
ϕ
δ
⎛ ⎞ ⎛ ⎞+⎛ ⎞− Δ − − = + +⎜ ⎟ ⎜ ⎟⎜ ⎟⋅⎝ ⎠ ⎝ ⎠ ⎝ ⎠
     (2D.2) 
where Δφ is the work function difference between the gate 
electrode and the intrinsic silicon, R is the radius of the 




















2D.2.1 Drain Current Model 
 
The drain current in a SGT MOSFET is calculated as [84]: 




RI Q V dV
L
π μ
= ∫                         (2D.3)
  
μ is the effective mobility of the electrons and L the channel 
length. 
From (2D.2) we obtain: 
   
0ox
dQ kT dQ dQdV
C q Q Q Q
⎛ ⎞
= − − +⎜ ⎟+⎝ ⎠
              (2D.4) 
Integrating (2D.3) using (2D.4), between Qs and Qd (Q=Qs at 
source end and Q=Qd at the drain end), we obtain an expression 
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Q Q Q QR kT kTI Q Q Q
L q C q Q Q
π μ ⎡ ⎤⎡ ⎤− +
= − + +⎢ ⎥⎢ ⎥+⎢ ⎥⎣ ⎦⎣ ⎦
   (2D.5)                               
In order to compute the charge densities from an explicit 
expression of the applied bias, since (2D.2) does not yield a 
closed form for Q, we use the explicit analytical equation for the 
charge sheet density as in [84]. Therefore Qs and Qd in the IDS 










Fig.2D.2 Transfer characteristics, for VDS=0.1V (a) and for VDS=1V 
(b) in logarithmic scale. Solid line: DESSIS-ISE simulation; Symbol 
line: analytical model using (2D.5) 
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2D.2.2 Charge and Capacitance Model 
 
The total inversion charge is obtained by integrating the mobile 
charge sheet density over the channel length: 






Q R Qdx R Q dV
I
μπ π= − = −∫ ∫           (2D.6) 












Q kT kT QQ R Q dQ
I C q q Q Q
μπ
⎛ ⎞
= + +⎜ ⎟+⎝ ⎠
∫        (2D.7)   
The resulting expression of QTot is given in the Appendix . 
The total gate charge is given by QG=-QTot-Qox, where Qox is the 
total oxide fixed charge at the oxide/silicon interface. The 
intrinsic capacitances, Cgd and Cgs, are obtained as [87]: 
   Ggi
dQC
dVi
= −                          (2D.8)
     
where i=d,s 
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We obtain these capacitances, by differentiating QTot according 
to (2D.4). Both QTot, Cgd and Cgs are written in terms of the 
mobile charge sheet densities at the source and drain ends.  
Using the explicit formula in [84] for the mobile charge sheet 
densities at source and drain, the expressions of QTot, Cgd and Cgs 
become explicit. 
Following the Ward’s channel charge partitioning scheme [70], 
and using (2D.4) we obtain analytical expressions for the total 



























CRxQ R Qdx Q
L L I Q QkT Q Q Q
q Q Q
kT dQ






= − = ⋅⎜ ⎟⎛ ⎞⎡ ⎤+⎜ ⎟+ − −⎜ ⎟⎢ ⎥⎜ ⎟⎜ ⎟+⎣ ⎦⎝ ⎠⎝ ⎠
⎛ ⎞⎛ ⎞
⋅ + +⎜ ⎟⎜ ⎟⎜ ⎟+⎝ ⎠⎝ ⎠
∫ ∫ (2D.9) 
 S Tot DQ Q Q= −                                      (2D.10) 
(The solutions for Eq.(2D.9) and Eq.(2D.10) are given in 
Appendix ). The non-reciprocal capacitances Cdg and Csg are 
obtained as [87]: 




                        (2D.11)    
where i=d,s 
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The capacitances Csd and Cds  are computed as follows [87]: 




= −                       (2D.12)




= −            (2D.13) 
By differentiating QD and QS using (2D.2), analytical 
expressions of all these capacitances are obtained in terms of the 
mobile charge sheet densities at the source and drain ends.  
These expressions become explicit by using the charge sheet 
expressions in [84] to calculate the mobile charge sheet densities 
at source and drain. 
Therefore, analytical expressions of all the capacitances have 
been obtained. 
It has to be remarked that, due to charge conservation, only four 
out of the nine possible capacitances are independent. The other 
five capacitances can be calculated from the four independent 
capacitances using equations derived from the charge 
conservation equation. 
2D.3 Simulation Results  
To validate this model, we have compared the capacitance 
modeled characteristics with 3D numerical simulations using 
DESSIS-ISE [104]. We have assumed a device with channel 
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length L=1 μm, a silicon film radius R=6.25 nm, a silicon oxide 
thickness tox=1.5 nm, and a mid-gap gate electrode (gate 
working function of 4.61 eV). Since the Si body diameter is 
higher than 10 nm, quantum effects are neglected [99]. We have 
considered Qox=0. The value of mobility used is 290 cm2/Vs. 
Fig.2D.2 shows the comparison between the modeled and 
numerically simulated transfer characteristics. As expected, the 
agreement between them is very good. Also the model provides 
a smooth transition between all the operation regimes (linear, 
saturation and subthreshold) without fitting parameters. 
An excellent agreement is also observed between the modeled 
and numerically simulated values of Cgd, Cgs(Fig.2D.3), Cdg, Csg  
(Fig.2D.4 ) and Csd, Cds (Fig.2D.5) as functions of the gate 
voltage, for different values of the drain-source voltage. Again, 
the modeled capacitance characteristics show smooth transition 
between the different operating regimes. For demonstrating the 
accuracy of the capacitance model, we introduced Fig.2D.6, 
where the model is derived for VDS=0. It can be seen that 
Cgd=Cgs, Cdg=Csg and Cds=Csd, as it should. In these figures all 
the capacitances are presented in their normalized form, as 
C/2πRCoxL, where C stands for any of the capacitances: Cgd, 
Cgs, Cdg, Csg, Csd and Cds. In order to have a complete model for 
the drain and source capacitances, we have to account for the 
parasitic capacitance, which in the case of the DESSIS-ISE 3D 
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Surrounding – Gate MOSFET 
 
  a) 
 
b) 
Fig.2D.7 a) Simulation of the SGT structure in AGILENT ADS 
(Advanced Design System). b) Result for the transfer characteristics, 
for VDS=0.1V, in AGILENT ADS (Advanced Design System) 
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In this section 
         the impact of important geometrical parameters such as 
source and drain thickness, fin spacing, spacer width, etc. on the 
parasitic fringing capacitance component of multiple-gate field-
effect transistors (MuGFET) is deeply analyzed using finite 
element simulations [131]. Several architectures such as single 
gate, FinFETs (double gate), triple-gate represented by Pi-gate 
MOSFETs are simulated and compared in terms of channel and 
fringing capacitances for the same occupied die area. The 
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impact of these technological solutions on the transistor cut-off 
frequencies is also discussed. Also a decomposition of the 
fringing capacitance into several portions is made, in order to 




In order to pursue the scaling of MOS devices into the 45-nm 
technology node, nonplanar double-gate (DG) and triple-gate 
MOSFETs (such as FinFETs, Pi-gate FETs) have become 
attractive for their good control of short channel effects and high 
current drive [12]. Currently, the technological trend points 
towards the FinFET device as a likely-to-emerge structure also 
thanks to its excellent compatibility with the quasi-planar Si 
technology [13]. However, large series resistances, which are 
induced by the narrow-fin nature of nonplanar MOSFETs, result 
in a significant degradation of current drive in direct current 
operation regions. Another effect of the increase in the 
source/drain and gate resistances is the decrease of the 
maximum cutoff frequency and so, the decrease of the 
transistor’s gain in RF. Also an augmentation of source and gate 
resistances means a noise increment. So, in order to retain the 
advantages of a narrow fin width techniques like Selective 
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Epitaxial Growth (SEG) are employed [132]. The SEG 
technology is effective in decreasing the parasitic S/D 
resistance, which also translates into improved drive current. 
The impact of SEG dimensions on the parasitic MuGFET 
capacitances will be discussed in this section. A recent FinFET 
geometrical approach has been proposed in [71], observing the 
capacitance parasitics, but without considering SEG technology 
impact. One of the primary requirements for MuGFETs to be a 
technology enabler is that they must have at least the same 
current drive as the planar technology, for identical layout area 
[133]. So, in order to find out which are the dimensions for an 
optimum MuGFET, we compare the parasitic and channel 
capacitances between the different analyzed MOSFETs, based 
on equal die area occupation. In this way, we develop new 
design guidelines for the best performance. Furthermore, in 
order to thoroughly investigate the influence of geometrical 
parameters on the RF performance, the simulated cutoff 
frequencies of MuGFETs with respect to the fins spacing and to 
the introduction of SEG, are shown. 
3.2. Capacitance Analysis 
COMSOL software uses the proven finite-element analysis 
(FEA) method to efficiently model any physical phenomena 
which can be described by partial differential equations. Due to 
its tight coupling into MATLAB, the simulations can be done 
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very fast and easy compared to other commercially available 
simulation tools. Fig. 3.1 shows the simulated structure of one 
half of a FinFET fin. For the simulation of a single gate 
transistor (SG) we consider a very wide fin, with thick gate 
oxide on both sides of that fin; and for the Pi-gate transistor 
simulation we consider an extension of the gate into the buried 
oxide (BOX) and a thin top gate oxide (triple gate). In order to 
consider the most up to date geometrical parameters for 
MuGFETs, we intensively reviewed the recent publications (see 
Table 3.1) on that topic. Table 3.2 summarizes the main 
geometrical parameters considered in this work for the nominal 
SG and MuGFETs, considering the same occupied area. The 
capacitance values have been normalized to the actual occupied 
planar silicon die area:  
A W L= ⋅                                                                          (3.1)                                      
where W is the total occupied silicon width of the transistor and 
L, the gate length (Table 3.2). The total occupied silicon width 
for MuGFETs is: 
( ) ( )1 2 ( 2 ) 4280 fin fin fin ox fin oxW N S W t W t nm= − + + ⋅ + + ⋅ =    (3.2)                                      
where Nfin, Sfin, Wfin and tox are, respectively, the number of fins, 
the fins spacing, the fin width and the gate oxide thickness.For 
the nominal SG transistor, the transistor width to occupy the 
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same area is the total occupied silicon width of MuGFET 
reduced by twice the side oxide (Table 3.2):  
4280 2 30 4220 nm− ⋅ =  
 
Fig.3.1 (a) 3-D structure for half of a FinFET fin simulated with 
COMSOL, (b) front 2-D view of the same structure. 
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As it will be explained later on, the optimization of the 
Cchannel/Cfringing ratio is of first importance to improve the 
analog/RF performance of MOSFETs. For the nominal 
dimensions summarized in Table 3.2, we obtain a very good 
agreement between the simulated values of this ratio and the 
measurements presented in [134]. In the following sections, we 
simulate the impact of the main geometrical parameters (spacer 
width, Sfin, SEG, gate extension depth for Pi-gate) on the 
fringing and channel capacitances, in strong inversion. These 
capacitances are calculated by integration of the surface charge 
in the fin region, for the channel capacitance (theoretical 
intrinsic capacitance), and outside the channel for the fringing 
capacitance - mainly between the vertical poly-Si gate and the 
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Fin Width (Wfin) 20 Transistor Width 4220 
Fin Height 60 Silicon Thickness 60 
PolySi gate 100 PolySi gate 100 
Gate oxide (tox) 2 Gate oxide (tox) 2 
No. of fins (Nfin) 20 - - 
SEG thickness 30 SEG thickness 30 
Gate length (L) 50 Gate length 50 
Hardmask 30 Side Oxide 30 
Spacer Width 40 Spacer Width 40 
BOX thickness 150 BOX thickness 150 
Sfin 200 - - 
Cchannel (F/m2) 0.009 Cchannel (F/m2) 0.017 
Cfringing (F/m2) 0.005 Cfringing (F/m2) 0.005 
Cchannel/Cfringing 1.8 Cchannel/Cfringing 3.4 
Table 3.2. Nominal values for the studied devices. All geometrical 
dimensions are given in nm. 
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3.2.1. Integration level 
From Table 3.2, we notice that the normalized channel 
capacitance is higher in the case of the SG, due to a higher 
effective width for the same occupied Si area, which translates 
into a higher drive current (when we assume that both devices 
have the same mobility and the same source-drain resistances), 
whereas the relative importance of the fringing capacitance is 
higher for FinFET. Our goal is to have at least the same drive 
current in a FinFET as in a SG for the same occupied area, so 
we should increase the fin height or decrease the spacing 
between fins (pitch). Indeed, multiple-fin devices can exceed the 
area efficiency of traditional planar devices if the fin height is 
greater than half the pitch (for FinFETs) or half the spacing (for 
triple gate MOSFETs). However, the fin height is somehow 
technologically limited due to aspect ratio (fin width/fin height) 
and topography considerations [135]. In fact, increasing the ratio 
between fin width and fin height causes degradation of the gate 
control over the active channel for a fixed gate length [11]. 
Nowadays, the ratio does not exceed 1/6 [71], so the fin height 
is limited to typically 50 to 100 nm [136]. Also, the increased 
topography impacts the gate lithography and etching [137] as 
well as the silicidation process of the contacts. Thus, due to 
these technological limitations regarding the fin height, as  
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presented in Section C, we analyzed the impact of the fin 
spacing of MuGFET on the drive current density and also on the 
parasitic capacitances. 
3.2.2 Impact of SEG technology 
One of the major disadvantages of MuGFETs with narrow fin 
width is the associated high parasitic S/D resistances, which 
degrade the drive current and the transconductance. For its 
minimization it is desirable to widen the S/D extension regions 
alone without widening the body region [132], i.e. without 
compromising short channel control. This is achieved using 
SEG technology. As presented in [138], a SEG thickness of 50 
nm reduces the series resistances by a factor of 4. However, as 
we see in Fig. 3.2, the drawback of the SEG process is an 
increase in the parasitic capacitance. Hence, there exists a trade-
off between series S/D resistance minimization and parasitic 
capacitance augmentation. 
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Fig.3.2 Cchannel/Cfringing ratio versus SEG thickness. 
The simulations are in agreement with the measurements in 
[132], where they experimentally observed a 10% increase of 
the parasitic capacitance with the introduction of SEG process. 
It can be noted that the ratio is lower in the case of the FinFET 
for the nominal value of the fin spacing found in the literature. It 
means that the parasitic fringing capacitances are relatively 
more important in the case of FinFETs compared to SG. As 
presented in the next Section, an increase of this ratio, in the 
case of MuGFETs can be achieved by reducing the spacing 
between fins. 
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3.2.3 Impact of fin spacing 
First of all, by minimizing the fin spacing we assure a higher 
drive current for MuGFETs for the same occupied Si area. Fig. 
3.3 shows the channel and fringing capacitances for a SG and 
various FinFETs characterized by different fin spacings and 
different numbers of fins (the occupied area being fixed). We 
can see that for a fin spacing below 100 nm, the normalized 
drive current of FinFETs is higher than the one of a SG. The 
absolute value of the fringing capacitance for FinFETs also 
increases with the decrease of fin spacing, i.e. with the 
increasing number of fins, but as shown in Fig. 3.4 the relative 
importance of these fringing capacitances is greatly decreased 
(higher Cchannel/Cfringing ratio) with the reduction of Sfin. Indeed, 
for a fin spacing of 60 nm the Cchannel/Cfringing ratio for FinFETs 
reaches a similar value as for the SG devices. As explained in 
[139] a fin pitch of 50 nm can be obtained, using a fin doubling 
and quadrupling technique based on spacer lithography. 
 
 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 








Fig.3.3 Fringing and channel capacitances versus fin spacing. 
 
Fig.3. 4 Cchannel/Cfringing ratio versus fin spacing. 
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3.2.4 Impact of gate extension depth into the BOX 
In [11], J.-P. Colinge showed that Pi-gate structure – extension 
of gate material into the BOX - could be of great interest for 
controlling short channel effects in MuGFETs. In Fig. 3.5, we 
indeed see a nice increase of the channel capacitance for Pi-gate 
devices compared to the FinFET architecture. But our 
simulations also show that the fringing capacitance increases 
with the extension depth for values higher than 10 nm. The 
optimum Cchannel/Cfringing ratio (higher channel capacitance and 
lower fringing capacitance) for Pi-gate is obtained for a gate 
extension of 10 nm - Cchannel/Cfringing = 2.2 (compared to 1.8 for 
FinFET). 
3.2.5 Impact of spacer width 
For minimizing the source and drain resistances, the spacer 
width can be optimized, without modifying the channel control, 
to values lower than 20 nm [138]. Unfortunately, as presented in 
Fig. 3.6, a decrease of the spacer width will lead to an increase 
of the fringing capacitances, therefore, we face again a trade-off. 
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Fig.3.5 Fringing and channel capacitances vs. gate 
extension depth. 
 
Fig.3.6 Cchannel/Cfringing ratio versus spacer thickness. 
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3.3. Cutoff Frequencies 
In previous section, we have shown the impact of SEG and fin 
spacing on the fringing capacitances. As we mentioned, using 
SEG technology there is a tradeoff between the reduction of 
series resistances and the increase of fringing capacitances.  
Based on the expressions (3.3) and (3.4) the current gain and 
maximum available gain cutoff frequencies, respectively, have 
been calculated using the equivalent lumped elements extracted 
from measurements in [134] and the Cchannel/Cfringing (Cgs/Cgd) 
ratio simulated in this work.  








+ R +R g g g
C C
=
⎛ ⎞ ⎛ ⎞
+ + +⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠






















g R R R R R gC C C
=
⎛ ⎞ ⎛ ⎞+⎜ ⎟ ⋅ + + + + +⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
 (3.4)                           
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 











Fig.3.7 Cutoff frequencies vs. (a) SEG thickness and (b) fin spacing for 
L=50nm 
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Fig. 3.7a clearly shows the existence of an optimum SEG 
thickness layer, which achieves the best trade-off between the 
series resistances (Rs and Rd) and the Cgd/Cgs ratio, 
corresponding to the peak values of ft and fmax. Fig. 3.7b presents 
the cutoff frequencies of MuGFET versus fin spacing. We 
observe an improvement of both cutoff frequencies with the 
reduction of Sfin, thanks to the decrease of Cgd/Cgs ratio (increase 
of Cchannel/Cfringing ratio), the increase of the fin numbers and thus 
the reduced values of the access resistances. In order to further 
make our study more detailed, we decompose the fringing 
capacitance for one fin in the nominal FinFET, into several 
portions. In this way we can see which portion has the highest 
influence on the total fringing capacitance.  
As before we vary some of the technological parameters like: 
polysilicon thickness (Fig. 3.9,3.10), SEG thickness (Fig.3.11, 
3.12), spacing between fins (Fig. 3.13, 3.14) and spacer 
thickness(Fig.3.15, 3.16). 
In Fig.  3.8 we present the schematics of the  structure, showing 
the capacitances considered. 
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Fig.3.8 Fringing capacitances considered for one fin in the nominal 
FinFET. See Table 3.2 
C1 can be regarded as the contributions of  the electric flux from 
the gate sidewalls to the top surfaces of the silicon fins. 
C2  is induced by the coupling between a side surface of the 
silicon fins and the polysilicon gate. 
C4 is associated with the electric flux starting from the  top 
surface of the polysilicon gate and ending on the top surface of 
the silicon fins. 
C6 represents the capacitance associated with the electric flux 
from the bottom of the polysilicon gate to the bottom of the 
silicon fins in S/D extensions only. 
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C3, C5 represent the influence of the polysilicon surfaces 3 and 5 
on the silicon fins. 
Cfringing/fin=  C1 +C2 + C3 + C4+ C5 +C6                     (3.5) 
C2 in  (3.5) represents the sum of all C2 capacitances from Fig. 
3.8. The same goes  for C3, C5 and C6. These capacitances are 
calculated as before, by integrating the surface charge on the 
different polysilicon regions: C1 in region 1, C2 in region 2, etc. 
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Fig.3.10 C1,  C4, C5 versus polysilicon thickness 
As expected, see [71], C1 and C3 will increase with the increase 
of the polysilicon thickness, while C4 and C5 will decrease. Even 
if C2 and C6  remain constant with the increase of the polysilicon 
thickness, they present an important part of the total fringing 
capacitance, C2 being the heighest one from all 6 capacitances. 
One conclusion that we can draw from here is that the spacing 
between fins is of most importance due to the fact that the 
portions of polysilicon between fins give the highest fringing 
capacitances: C2,  C3 and C6. 
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Fig.3.11 C2,  C3, C6 versus S.E.G. thickness 
 
Fig.3.12 C1,  C4, C5 versus S.E.G.  thickness 
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All fringing capacitances increase with the increase of SEG 
thickness. So SEG process is one of the most important factors 
in the increase of the fringing capacitance, even if it helps 
reducing the series resistance. 
The order of importance is maintained as before: C2,  C3, C6, C1,  
C4 and C5. 
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Fig.3.14 C1,  C4, C5 versus spacing between fins 
 
All the fringing components that depend on the electric flux 
from the polysilicon between fins to the silicon fins increase if 
the spacing between fins increases. As presented before a small 
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Fig.3.15 C2,  C3, C6  versus spacer thickness 
 
Fig.3.16 C1,  C4, C5 versus spacer thickness 
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All components of the fringing capacitance will decrease with 
the increase of the spacer thickness. 
From Fig. 3.12-3.16 we can see that C2 is the most dominant 
among the fringing capacitive components in multifin FinFETs 
and it is independent of the polysilicon thickness. 
Based on these simulation results, the reduction of the fin 
spacing appears to be a major technological issue for the next 
MuGFET generations for achieving high integration density 
level as well as high analog/RF performance. 
In conclusion simulations highlight the great impact of 
diminishing the spacing between fins for MuGFETs and the 
trade-off between the reduction of parasitic source and drain 
resistances and the increase of fringing capacitances when 
Selective Epitaxial Growth (SEG) technology is introduced. 
In order to optimize the RF performance of MuGFETs, their 
geometry has to fulfill the following design rules: 
• fin spacing should be reduced  down to 50 nm; 
• SEG thickness should be kept between 30-50 nm for a 
good trade-off between low S/D resistances and parasitic 
capacitance; 
• spacer thickness should be kept between 15-30 nm for a 
good trade-off as well; 
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• Pi-gate devices (referred gate extension depth of 10 nm) 
have a better Cchannel/Cfringing ratio than FinFETs and are, 
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 In this thesis we have developed explicit compact charge and 
capacitance models adapted for doped and undoped long-
channel devices (doped DG MOSFETs, undoped DG 
MOSFETs, undoped UTB MOSFETs and undoped SGT) from a 
unified charge control model derived from Poisson’s equation. 
The modelling scheme is similar in all these devices and is 
adapted to each geometry. The dc and charge models are fully 
compatible. The capacitance expressions are derived from the 
charge model. The current, total charges and capacitances are 
written in terms of the mobile charge sheet densities at the 
source and drain ends of the channel. Explicit and infinitely 
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continuous expressions are used for the mobile charge sheet 
densities at source and drain. As a result, all small signal 
parameters will have an infinite order of continuity. The 
modeled capacitances show excellent agreement with the 2D 
and 3D (SGT) numerical simulations, in all operating regimes. 
Therefore, the model is very promising for being used in circuit 
simulators. 
Due to the limitation of available optimized devices for analysis, 
numerical simulation was used as the main analysis tool. 
However, when available, measurements were used to validate 
our results. The experimental part was realised at the 
Microelectronics Laboratory, Université Catholique de Louvain, 
Louvain-la Neuve, Belgium. 
For example, in section 2A, in the case of highly-doped DG 
MOSFETs we could compare our results with experimental data 
from FinFETs modeled as DG MOSFETs. The drain current 
expression shows a good agreement compared to experimental 
data as well 2D numerical simulations from subthreshold to well 
above threshold, for long-channel MOSFET. The modeled 
capacitances show good agreement with the 2D numerical 
simulations, for all operating regimes. To have a complete 
model, we take into account the extrinsic capacitances like 
fringing and overlap capacitances. Considering this, the model 
can be included in circuit simulators, in particular for baseband 
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analog circuits.  
Also, this model has been extended and made functional for a 
variety of doping concentrations, between 1014 and 3x1018 cm-3, 
by computing the difference between the potential at the surface 
and the potential at the middle of the silicon layer.  In this case 
the capacitance model proves to be working very good, as well. 
The main advantage of this work is the analytical and explicit 
character of the charge and capacitance model that makes it easy 
to implement in circuit simulators. The model presents almost 
perfect results for different cases of doping (doped/undoped 
devices) and for different non classical MOSFET structures (DG 
MOSFET, UTB MOSFETs and SGT). The variety of the 
MOSFET structures in which our modeling scheme has been 
included and the obtained results, demonstrate its absolute 
validity.  
In the case of the undoped DG MOSFET model in section 2B, 
the volume inversion phenomena is also explained. This model 
correctly predicts the volume-inversion effect, shown by 
intrinsic capacitances graphs for devices with different silicon 
thicknesses. The model predicts well the dependence of 
capacitances with the reduction of the silicon layer thickness. 
The developed model simulates the volume inversion and Si 
film dependence thickness effects in the DG-MOSFET down to 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







a silicon layer of 10 nm-thick. The reduction of the Si film 
thickness in conditions of volume inversion, may not improve 
the delay time, although of course, it reduces short channel 
effects permitting the downscaling of the device’s channel 
length. Therefore, the advantages of reducing the Si film 
thickness for high-speed and high-frequency operation are not 
clear. 
SCE (Short Channel Effects) like:  velocity saturation, channel 
length modulation and DIBL effects are added to the DC model 
for the undoped DG MOSFET. These are calculated using an 
approximate solution of the 2D Poisson’s equation. By studying 
these effects we get a good idea about how the device will 
perform when scaling down its dimensions. 
We demonstrate that ∆L was found to be approximately half of 
the channel length at an operated voltage of 1V for L=50nm. 
This indicates that the length of the saturated region will become 
an even more important parameter for deeply scaled MOSFETs. 
Also, ∆L can be reduced using a thinner silicon film, by 
approximately the same amount on both gate lengths: L = 50nm 
and L = 120nm. ∆L is also found reduced for thinner gate 
oxides. 
In chapter 3, we investigate the influence of geometrical 
parameters on the RF performance in MuGFETs. 
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It is expected that due to 3-D interconnections, multiple gate 
MOSFETs to have high parasitic capacitances, which can affect 
the analog/RF performance. 
We show the impact of important geometrical parameters such 
as source and drain thickness, fin spacing, spacer width, etc. on 
the parasitic fringing capacitance component of multiple-gate 
field-effect transistors (MuGFET). Several architectures such as 
single gate, FinFETs (double gate), triple-gate represented by 
Pi-gate MOSFETs are simulated and compared in terms of 
channel and fringing capacitances for the same occupied silicon 
area. Results highlight the advantage of diminishing the spacing 
between fins for MuGFETs and the trade-off between the 
reduction of parasitic source and drain resistances and the 
increase of fringing capacitances when Selective Epitaxial 
Growth (SEG) technology is introduced, in order  for MuGFETs 
to be a technology enabler and have at least the same current 
drive as the planar technology, for identical layout area. 
We also present the simulated cutoff frequencies of MuGFETs 
with respect to the fins spacing and to the introduction of SEG, 
to further prove the impact of geometrical parameters on RF 
performance of these devices. 
Also a decomposition of the fringing capacitance into several 
portions is made, in order to see which part has the heighest 
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influence on the total fringing capacitance. All the fringing 
components that depend on the electric flux from the polysilicon 
between fins to the silicon fins increase if the spacing between 
fins increases.  We show that the capacitance which is induced 
by the coupling between a side surface of the silicon fins and the 
polysilicon gate is the most dominant among the fringing 
capacitive components in multifin FinFETs. These results also 
corroborate the fact that the reduction of the fin spacing appears 
to be a major technological issue for the next MuGFET 
generations for achieving high integration density level as well 
as high analog/RF performance. The goal of our study and work 
is the usage of our models in circuit simulators. This part, of 
implementing and testing our models of these multi gate 
MOSFET devices in circuit simulators has already begun. The 
group of Professor Roldán Aranda, from the University of 
Granada has implemented the SGT current model in the circuit 
simulator Agilent ADS (Advanced Design System) and good 
results were obtained. The next step is the introduction of our 
SGT capacitance model.  
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4.2 Recommendations for future 
work 
 
We have only studied devices for channel thicknesses larger 
than 10nm which allows us to exclude quantum effects from the 
model. A natural continuation of this work is to study devices 
where quantum effects should be included. 
The future work will take into consideration the application and 
adaptation of our charge and capacitance model in asymmetric 
doped/undoped DG MOSFETs (an extension of our UTB 
MOSFET model) and doped SGT for short-channel devices. 
This extended charge model will be based on the DC model 
adapted to short channel effects. Also, we will consider the 
development of these models in high frequency. A first step 
towards this development has been made in [100], where an 
analytical model for high frequency and microwave noise model 
of our nanoscale doped DG MOSFET is presented.  The model 
is based on the one detailed in section 2A.2 and it includes 
overshoot velocity effects. Also, its RF and noise performances 
are calculated. 
UNIVERSITAT ROVIRA I VIRGILI 
DEVENLOPMENT OF COMPACT SMALL SIGNAL QUASI STATIC MODELS FOR MULTIPLE GATE MOSFETS 
Oana Moldovan 
ISBN:978-84-691-8839-2/DL:T-1263-2008 







So, in the end, we will have complete small signal models for all 
types of channel lengths, in all the frequencies, for both doped 
and undoped multi gate MOSFET structures.  
A further extension of this work is the adaptation of the model 
to devices below the 22nm node where the transport is quasi-
ballistic or ballistic. 
Finally, the new modeling scheme can be applied to other novel 
FET structures, such as Schottky Barrier SOI MOSFETs, 
strained Si/SiGe SOI MOSFETs and carbon based nanotubes 
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The solution of Eq. (2A.26) is: 
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(2b.26)     
    
The solution of Eq. (2C.12) is: 
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The solution of Eq. (2D.9) is: 
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Table 3.1 Some simulated and experimental geometrical dimensions (nm) for MuGFETs, from published papers 
Sim/Experim 
      Fin    
  Width 
      Fin    
 Height 
    PolySi  
       gate 
    Gate   
    oxide 
    No.       
   of fins 
          S.E.G.    
      thickness 
     Gate  
   length 
    
Hardmask 
     
 Spacer 
          BOX   
  thickness Sfin Reference 
S 20 48-120 50-400 1.3 2--5   45 10--80 14   
50-
100 [71] 
S 24 50-180 2 45 [133] 
12 8 25 
          100               
E 6.5 50 2.5 6 60      [140] 
36 
  40                       
E 15 60 2 2 28 150 30      [139] 
20 4 40 95 
                      330   
E 20 75 2 25 30 25 100      [141] 
5 50 
          7               
E 40 50 2.1 6 60 50 [142] 
  10           20           
E 25     1.6     100         [143] 
E 15 63 100 2.4 30 5,6 - 37 90 60       [144] 
S 20 60   1.4 1 40 30 30 40 150   [145] 
S 20 60 1.2 30 40 [146] 
  10     1     20   80       
S 15 90         20         [14] 
S 20-40     2.4     30-100         [147] 
S 9     1.1     28 1.1 15     [148] 
E 32 60 3 60 145 328 [134] 
6 
          9               
S 10 50 50 1.3 29 25 50 3*Lgate [149] 
20 120 37 
              90           
E 20 65 150 1.6 1 55 30         [150] 
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